OpenCores
URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu/] [trunk/] [docs/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 Implemented load and store instructions (`mov reg, [reg]` and `mov [reg], reg` respectively) earlz 4399d 06h /tinycpu/trunk/docs/
33 Added more test cases for push/pop. More are still needed though
Fixed SP increment/decrementing
Added new opcode `mov reg,reg` so debugging isn't such a pain		 earlz 4399d 10h /tinycpu/trunk/docs/
30 After a long weekend of thinking how to do this.. I've decided instead to not strive for a single-cycle computer.
Now, instead, ALU operations will be 2 cycle along with memory operations, and data movement operations are still 1 cycle		 earlz 4400d 07h /tinycpu/trunk/docs/
29 Well, added a testcase for testing the ALU bitwise operations and found a very large problem.
I'm pretty sure that the decoder needs to be partially unclocked because it essentially makes the ALU clocked how it is now, which is very bad.		 earlz 4403d 14h /tinycpu/trunk/docs/
27 Added a few ALU opcodes and came across a weird propogation delay issue with my registerfile.
As a workaround, I'm trying to use falling_edge instead of rising_edge. We shall see if I regret this later		 earlz 4404d 14h /tinycpu/trunk/docs/
25 Wait for memory state now works as expected, and opcode `mov [reg], immd` works now earlz 4404d 19h /tinycpu/trunk/docs/
21 The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it. earlz 4406d 05h /tinycpu/trunk/docs/
19 Got beginning of core/decoder for the CPU earlz 4407d 07h /tinycpu/trunk/docs/
17 Added fetch component for fetching from memory to instruction register
Added additional testing for carryover to make sure it's correct		 earlz 4411d 06h /tinycpu/trunk/docs/
16 Renamed incdec to carryover (see design for why).
carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.		 earlz 4414d 08h /tinycpu/trunk/docs/
14 Added ALU with all the operations we'll need. Synthesizes as well trivially earlz 4416d 14h /tinycpu/trunk/docs/
5 Modified registerfile to be dual-port for both read and write earlz 4422d 07h /tinycpu/trunk/docs/
4 Added internal memory interface
Updated design		 earlz 4422d 15h /tinycpu/trunk/docs/
3 Updated registerfile to have 2 read ports
Added super rough design document mainly just for brainstorming		 earlz 4423d 07h /tinycpu/trunk/docs/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.