OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [asyst_2/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8227d 15h /uart16550/tags/asyst_2/
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8232d 17h /uart16550/tags/asyst_2/
46 Fixed bug that prevented synthesis in uart_receiver.v gorban 8233d 14h /uart16550/tags/asyst_2/
45 Lots of fixes:
Break condition wasn't handled correctly at all.
LSR bits could lose their values.
LSR value after reset was wrong.
Timing of THRE interrupt signal corrected.
LSR bit 0 timing corrected.		 gorban 8234d 15h /uart16550/tags/asyst_2/
44 fixed more typo bugs gorban 8248d 15h /uart16550/tags/asyst_2/
43 lsr1r error fixed. mohor 8248d 22h /uart16550/tags/asyst_2/
42 ti_int_pnd error fixed. mohor 8248d 22h /uart16550/tags/asyst_2/
41 ti_int_d error fixed. mohor 8248d 22h /uart16550/tags/asyst_2/
40 Synthesis bugs fixed. Some other minor changes gorban 8251d 00h /uart16550/tags/asyst_2/
39 Comments in Slovene language deleted, few small fixes for better work of
old tools. IRQs need to be fix.		 mohor 8252d 22h /uart16550/tags/asyst_2/
38 small update to test interrupts gorban 8253d 19h /uart16550/tags/asyst_2/
37 Heavily rewritten interrupt and LSR subsystems.
Many bugs hopefully squashed.		 gorban 8253d 19h /uart16550/tags/asyst_2/
36 no message mohor 8259d 03h /uart16550/tags/asyst_2/
35 Fixes to break and timeout conditions gorban 8260d 21h /uart16550/tags/asyst_2/
34 fixed parity sending and tx_fifo resets over- and underrun gorban 8262d 20h /uart16550/tags/asyst_2/
33 Small synopsis fixes gorban 8272d 03h /uart16550/tags/asyst_2/
32 Changes data_out to be synchronous again as it should have been. gorban 8272d 20h /uart16550/tags/asyst_2/
31 small fix gorban 8273d 16h /uart16550/tags/asyst_2/
30 Modified port names again gorban 8327d 21h /uart16550/tags/asyst_2/
29 Things connected to parity changed.
Clock devider changed.		 mohor 8328d 16h /uart16550/tags/asyst_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.