OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_1/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Scratch register define added. mohor 8219d 13h /uart16550/tags/rel_1/
52 Scratch register added gorban 8220d 02h /uart16550/tags/rel_1/
51 Igor fixed break condition bugs gorban 8220d 02h /uart16550/tags/rel_1/
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8224d 07h /uart16550/tags/rel_1/
49 committed the debug interface file gorban 8226d 01h /uart16550/tags/rel_1/
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8227d 00h /uart16550/tags/rel_1/
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8232d 02h /uart16550/tags/rel_1/
46 Fixed bug that prevented synthesis in uart_receiver.v gorban 8233d 00h /uart16550/tags/rel_1/
45 Lots of fixes:
Break condition wasn't handled correctly at all.
LSR bits could lose their values.
LSR value after reset was wrong.
Timing of THRE interrupt signal corrected.
LSR bit 0 timing corrected.		 gorban 8234d 00h /uart16550/tags/rel_1/
44 fixed more typo bugs gorban 8248d 00h /uart16550/tags/rel_1/
43 lsr1r error fixed. mohor 8248d 07h /uart16550/tags/rel_1/
42 ti_int_pnd error fixed. mohor 8248d 07h /uart16550/tags/rel_1/
41 ti_int_d error fixed. mohor 8248d 07h /uart16550/tags/rel_1/
40 Synthesis bugs fixed. Some other minor changes gorban 8250d 09h /uart16550/tags/rel_1/
39 Comments in Slovene language deleted, few small fixes for better work of
old tools. IRQs need to be fix.		 mohor 8252d 07h /uart16550/tags/rel_1/
38 small update to test interrupts gorban 8253d 04h /uart16550/tags/rel_1/
37 Heavily rewritten interrupt and LSR subsystems.
Many bugs hopefully squashed.		 gorban 8253d 04h /uart16550/tags/rel_1/
36 no message mohor 8258d 12h /uart16550/tags/rel_1/
35 Fixes to break and timeout conditions gorban 8260d 07h /uart16550/tags/rel_1/
34 fixed parity sending and tx_fifo resets over- and underrun gorban 8262d 05h /uart16550/tags/rel_1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.