URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_1/] [rtl/] - Rev 58

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
58	After reset modem status register MSR should be reset.	mohor	8215d 08h	/uart16550/tags/rel_1/rtl/
57	timeout irq must be set regardless of the rda irq (rda irq does not reset the timeout counter).	mohor	8216d 08h	/uart16550/tags/rel_1/rtl/
56	thre irq should be cleared only when being source of interrupt.	mohor	8216d 08h	/uart16550/tags/rel_1/rtl/
55	some synthesis bugs fixed	gorban	8216d 20h	/uart16550/tags/rel_1/rtl/
54	LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo).	mohor	8217d 09h	/uart16550/tags/rel_1/rtl/
53	Scratch register define added.	mohor	8218d 10h	/uart16550/tags/rel_1/rtl/
52	Scratch register added	gorban	8218d 23h	/uart16550/tags/rel_1/rtl/
51	Igor fixed break condition bugs	gorban	8218d 23h	/uart16550/tags/rel_1/rtl/
50	Bug in LSR[0] is fixed. All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.	gorban	8223d 04h	/uart16550/tags/rel_1/rtl/
49	committed the debug interface file	gorban	8224d 21h	/uart16550/tags/rel_1/rtl/
48	Updated specification documentation. Added full 32-bit data bus interface, now as default. Address is 5-bit wide in 32-bit data bus mode. Added wb_sel_i input to the core. It's used in the 32-bit mode. Added debug interface with two 32-bit read-only registers in 32-bit mode. Bits 5 and 6 of LSR are now only cleared on TX FIFO write. My small test bench is modified to work with 32-bit mode.	gorban	8225d 21h	/uart16550/tags/rel_1/rtl/
47	Fixed: timeout and break didn't pay attention to current data format when counting time	gorban	8230d 23h	/uart16550/tags/rel_1/rtl/
46	Fixed bug that prevented synthesis in uart_receiver.v	gorban	8231d 20h	/uart16550/tags/rel_1/rtl/
45	Lots of fixes: Break condition wasn't handled correctly at all. LSR bits could lose their values. LSR value after reset was wrong. Timing of THRE interrupt signal corrected. LSR bit 0 timing corrected.	gorban	8232d 21h	/uart16550/tags/rel_1/rtl/
44	fixed more typo bugs	gorban	8246d 21h	/uart16550/tags/rel_1/rtl/
43	lsr1r error fixed.	mohor	8247d 03h	/uart16550/tags/rel_1/rtl/
42	ti_int_pnd error fixed.	mohor	8247d 04h	/uart16550/tags/rel_1/rtl/
41	ti_int_d error fixed.	mohor	8247d 04h	/uart16550/tags/rel_1/rtl/
40	Synthesis bugs fixed. Some other minor changes	gorban	8249d 06h	/uart16550/tags/rel_1/rtl/
39	Comments in Slovene language deleted, few small fixes for better work of old tools. IRQs need to be fix.	mohor	8251d 04h	/uart16550/tags/rel_1/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_1/] [rtl/] - Rev 58

Filtering Options