OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_3/] [rtl/] - Rev 89

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 adjusted comment + define dries 7579d 21h /uart16550/tags/rel_3/rtl/
88 added clearing the receiver fifo statuses on resets gorban 7642d 10h /uart16550/tags/rel_3/rtl/
87 This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended. gorban 7672d 12h /uart16550/tags/rel_3/rtl/
84 The uart_defines.v file is included again in sources. gorban 7989d 07h /uart16550/tags/rel_3/rtl/
80 Remove uart_fifo.v because it is replaced by other 2 files. gorban 7996d 06h /uart16550/tags/rel_3/rtl/
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
gorban 7996d 06h /uart16550/tags/rel_3/rtl/
75 Endian define added. Big Byte Endian is selected by default. mohor 8149d 12h /uart16550/tags/rel_3/rtl/
74 tf_overrun signal was disabled since it was not used gorban 8154d 13h /uart16550/tags/rel_3/rtl/
73 major bug in 32-bit mode that prevented register access fixed. gorban 8161d 12h /uart16550/tags/rel_3/rtl/
71 Removed confusing comment gorban 8186d 08h /uart16550/tags/rel_3/rtl/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8191d 17h /uart16550/tags/rel_3/rtl/
69 More than one character was stored in case of break. End of the break
was not detected correctly.
mohor 8200d 08h /uart16550/tags/rel_3/rtl/
68 lsr[7] was not showing overrun errors. mohor 8203d 15h /uart16550/tags/rel_3/rtl/
67 Missing declaration of rf_push_q fixed. mohor 8210d 15h /uart16550/tags/rel_3/rtl/
66 rx push changed to be only one cycle wide. mohor 8210d 15h /uart16550/tags/rel_3/rtl/
65 Warnings fixed (unused signals removed). mohor 8211d 20h /uart16550/tags/rel_3/rtl/
64 Warnings cleared. mohor 8211d 21h /uart16550/tags/rel_3/rtl/
63 Synplicity was having troubles with the comment. mohor 8211d 21h /uart16550/tags/rel_3/rtl/
62 Bug that was entered in the last update fixed (rx state machine). mohor 8212d 20h /uart16550/tags/rel_3/rtl/
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.
mohor 8213d 14h /uart16550/tags/rel_3/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.