OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_3/] [sim/] [rtl_sim/] [log/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5563d 14h /uart16550/tags/rel_3/sim/rtl_sim/log/
102 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7317d 12h /uart16550/tags/rel_3/sim/rtl_sim/log/
96 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This sauses testcases not to finish. tadejm 7372d 20h /uart16550/tags/rel_3/sim/rtl_sim/log/
17 added empty directories for the required structure. gorban 8330d 06h /uart16550/tags/rel_3/sim/rtl_sim/log/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.