OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_3/] [sim/] [rtl_sim/] [run/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5573d 10h /uart16550/tags/rel_3/sim/rtl_sim/run/
102 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7327d 07h /uart16550/tags/rel_3/sim/rtl_sim/run/
95 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This causes testcases not to finish. tadejm 7382d 16h /uart16550/tags/rel_3/sim/rtl_sim/run/
14 gorban 8340d 03h /uart16550/tags/rel_3/sim/rtl_sim/run/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.