OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [trunk/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Reverted to include uart_defines.v file in other files again. gorban 7978d 23h /uart16550/trunk/
82 Updated to work with latest core. gorban 7985d 21h /uart16550/trunk/
81 Added lastest additions. gorban 7985d 21h /uart16550/trunk/
80 Remove uart_fifo.v because it is replaced by other 2 files. gorban 7985d 21h /uart16550/trunk/
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.		 gorban 7985d 21h /uart16550/trunk/
75 Endian define added. Big Byte Endian is selected by default. mohor 8139d 03h /uart16550/trunk/
74 tf_overrun signal was disabled since it was not used gorban 8144d 05h /uart16550/trunk/
73 major bug in 32-bit mode that prevented register access fixed. gorban 8151d 04h /uart16550/trunk/
72 UART PHY added. Files are fully operational, working on HW. mohor 8164d 11h /uart16550/trunk/
71 Removed confusing comment gorban 8176d 00h /uart16550/trunk/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8181d 09h /uart16550/trunk/
69 More than one character was stored in case of break. End of the break
was not detected correctly.		 mohor 8190d 00h /uart16550/trunk/
68 lsr[7] was not showing overrun errors. mohor 8193d 07h /uart16550/trunk/
67 Missing declaration of rf_push_q fixed. mohor 8200d 07h /uart16550/trunk/
66 rx push changed to be only one cycle wide. mohor 8200d 07h /uart16550/trunk/
65 Warnings fixed (unused signals removed). mohor 8201d 12h /uart16550/trunk/
64 Warnings cleared. mohor 8201d 12h /uart16550/trunk/
63 Synplicity was having troubles with the comment. mohor 8201d 13h /uart16550/trunk/
62 Bug that was entered in the last update fixed (rx state machine). mohor 8202d 11h /uart16550/trunk/
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.		 mohor 8203d 06h /uart16550/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.