OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 New directory structure. root 5562d 05h /uart16750/trunk/
16 UART16750: Added example project hasw 5582d 17h /trunk/
15 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5591d 19h /trunk/
14 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5592d 21h /trunk/
13 UART16750: Added automatic flow control hasw 5605d 22h /trunk/
12 UART16750: Updated stimuli script with automatic flow control tests hasw 5605d 22h /trunk/
11 UART16750: Removed dependency from std_logic_unsigned hasw 5605d 22h /trunk/
10 UART16750: Removed dependency from std_logic_unsigned hasw 5605d 23h /trunk/
9 Registered control line outputs hasw 5615d 00h /trunk/
8 Make memory read in generic FIFO model synchronous for optimized used with XST hasw 5615d 00h /trunk/
7 Removed async. reset of FIFO memory cells for optimized usage of default FIFO model with XST hasw 5616d 05h /trunk/
6 THR empty interrupt register connected to RST hasw 5616d 05h /trunk/
5 Removed old component hasw 5617d 00h /trunk/
4 Removed swap file hasw 5617d 01h /trunk/
2 Imported sources hasw 5617d 01h /trunk/
1 Standard project directories initialized by cvs2svn. 5617d 01h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.