OpenCores
URL https://opencores.org/ocsvn/v586/v586/trunk

Subversion Repositories v586

[/] [v586/] - Rev 104

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 iadd rstgen and clk wiard for ddr nexys4 TOP ultro 2876d 06h /v586/
103 commit top for 128mbyte nexys4 ddr version ultro 2885d 20h /v586/
102 committed 128mbytes boot code for nexys4 ddr ultro 2885d 20h /v586/
101 add ddr interface mig7 xilinx xci ip ultro 2886d 09h /v586/
100 add crossbar for nexys4 ddr with 128megabyte ram window ultro 2886d 09h /v586/
99 remove phy_intn from xdc constraints as it is not used inside design wi th etherlite. ultro 2927d 18h /v586/
98 update tbench and add mii to rmii converter ip from xilinx ultro 2928d 04h /v586/
97 update periph and TOP ultro 2928d 04h /v586/
96 update periph , uart is not inside ultro 2928d 04h /v586/
95 update boot.mem accordingly to test.s cleanup ultro 2930d 07h /v586/
94 clean up test.s ultro 2930d 07h /v586/
93 added stub for keyboard ultro 2930d 20h /v586/
92 added doc ultro 2930d 21h /v586/
91 update netlists cosmetics ultro 2931d 09h /v586/
90 updated cosmetic periph.v ultro 2931d 10h /v586/
89 add 3x rtl files ultro 2931d 12h /v586/
88 remove axi ip standalone ultro 2931d 12h /v586/
87 update rtl for boot.mem ultro 2931d 12h /v586/
86 update tbench ultro 2931d 12h /v586/
85 supress 2 files acu.v and clk_wiz.vhd ultro 2931d 12h /v586/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.