OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] [virtex7_pcie_dma/] [trunk/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Added filter in wuppercodegen in order to generate 2d arrays of registers fransschreuder 2302d 10h /virtex7_pcie_dma/trunk/
41 Added brief description of Wishbone broel 2402d 09h /virtex7_pcie_dma/trunk/
40 Updated comment header for syscon. broel 2402d 11h /virtex7_pcie_dma/trunk/
39 Added Wishbone bus to Wupper plus a Wishbone memory as an example. broel 2406d 06h /virtex7_pcie_dma/trunk/
38 Fixed include of stdint.h broel 2414d 12h /virtex7_pcie_dma/trunk/
37 * Added WupperCodeGen, a tool to generate the registermap vhdl, c++ and latex doc from a single .YAML file
* Fixed bug: crash when polling enable bits while transferring DMA in two directions at the same time
* Code cleanup
* Updated documentation with WupperCodeGen		 fransschreuder 2415d 05h /virtex7_pcie_dma/trunk/
36 Updated documentation fransschreuder 2750d 06h /virtex7_pcie_dma/trunk/
35 FIXED:
* PCIe lock when reading registers on a high frequency
* Added threshold registers for Prog Full of the FromHost fifo
* Code cleanup		 fransschreuder 2804d 11h /virtex7_pcie_dma/trunk/
34 FIXED:
* Wrong TLP length reported on register writes
* Two simultaneous interrupts were not handled
* XADC wizard for ultrascale devices

Added:
* Added voltage (int, aux, bram) readout on XADC wizards		 fransschreuder 2910d 05h /virtex7_pcie_dma/trunk/
33 ADDED:
-- supportedtools.tex, again to test the OC repo		 aborga 2955d 04h /virtex7_pcie_dma/trunk/
32 MODIFIED:
-- minor things just to test OC svn repo		 aborga 2955d 04h /virtex7_pcie_dma/trunk/
31 Added example application documentation. oussamak 3049d 06h /virtex7_pcie_dma/trunk/
30 Added:
* Wupper GUI with speed test and chain test
* Added wupper-dma-transfer, wupper-chaintest and wupper-write
* Several bug fixes in the Wupper tools		 oussamak 3049d 07h /virtex7_pcie_dma/trunk/
29 Improved application to reflect both up and down transfers fransschreuder 3091d 04h /virtex7_pcie_dma/trunk/
28 Added registermap reset fransschreuder 3091d 07h /virtex7_pcie_dma/trunk/
27 Fixed:
* BUG 2580: Missing packets in receive (PC => FPGA) path

Changed:
* Client tags now handled by Xilinx IP core
* fifo signals to reflect upfifo and downfifo naming		 fransschreuder 3091d 09h /virtex7_pcie_dma/trunk/
26 Added sys_clk constraint fransschreuder 3091d 12h /virtex7_pcie_dma/trunk/
25 Added scripts and constraints for KCU105 fransschreuder 3091d 12h /virtex7_pcie_dma/trunk/
24 Added:
* Support for KCU105 board in code
TODO
* Add constraints and build scripts for KCU105		 fransschreuder 3092d 05h /virtex7_pcie_dma/trunk/
23 Fixed reset of application registers fransschreuder 3149d 11h /virtex7_pcie_dma/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.