OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [bplib/] [atlys/] - Rev 24

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 - major release w11a_V0.60 (tagged) wfjm 3652d 07h /w11/tags/w11a_V0.6/rtl/bplib/atlys/
22 - interim release w11a_V0.581 (untagged)
- new reference system
- switched from ISE 13.3 to 14.7.
- map/par behaviour changed, unfortunately unfavorably for w11a.
On Nexys3 no timing closure anymore for 80 MHz, only 72 MHz can
be achieved now.
- new man pages (in doc/man/man1/)
- support for Spartan-6 CMTs in PLL and DCM mode
wfjm 3660d 08h /w11/tags/w11a_V0.6/rtl/bplib/atlys/
18 - interim release w11a_V0.561 (untagged)
- Added simple simulation model of Cypress FX2 and test benches for
functional verifcation of FX2 controller
- Bugfixes in FX2 firmware and controller, works now also on Nexys3 & Atlys
- Added test systems for rlink over USB verification for Nexys3 & Atlys
wfjm 4168d 13h /w11/tags/w11a_V0.6/rtl/bplib/atlys/
13 - interim release w11a_V0.532 (untagged)
- re-organize modules 'human I/O' interface on Digilent boards
- add test designs for 'human I/O' interface for atlys,nexys2, and s3board
- small updates in crc8 and dcm areas
- with one exception all vhdl sources use now numeric_std
wfjm 4581d 17h /w11/tags/w11a_V0.6/rtl/bplib/atlys/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.