OpenCores

URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.6/] [rtl/] [vlib/] [memlib/] - Rev 24

Filtering Options

Rev	Log message	Author	Age	Path
24	- major release w11a_V0.60 (tagged)	wfjm	3649d 03h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
19	- interim release w11a_V0.562 (untagged) - C++ and Tcl based backend server: many support classes for interfacing to w11 system designs, and the associated Tcl bindings. - add 'asm-11', a simple, Macro-11 syntax subset combatible, assembler. - use now doxygen 1.8.3.1, generate c++,tcl, and vhdl source docs	wfjm	4068d 08h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
16	- interim release w11a_V0.55 (untagged) - added xon/xoff (software flow control) support to serport library - added test systems for serport verification - use new serport stack in sys_w11a_* and sys_tst_rlink_* systems	wfjm	4545d 15h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
13	- interim release w11a_V0.532 (untagged) - re-organize modules 'human I/O' interface on Digilent boards - add test designs for 'human I/O' interface for atlys,nexys2, and s3board - small updates in crc8 and dcm areas - with one exception all vhdl sources use now numeric_std	wfjm	4578d 13h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
12	- interim release w11a_V0.531 (untagged) - many small changes to prepare upcoming support for Spartan-6 and usage of Cypress FX2 USB interface on nexys2/3 and atlys boards	wfjm	4647d 04h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
10	- add sources for C++/Tcl based backend, add directories - tools/src/... - tools/tcl/... - tools/dox - tools/make - add rlink test system - rtl/sys_gen/tst_rlink/nexys2/...	wfjm	4810d 14h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
3	setup all svn:ignore props	wfjm	5077d 07h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/
2	initial source upload (no docs yet)	wfjm	5077d 07h	/w11/tags/w11a_V0.6/rtl/vlib/memlib/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.