OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 Released version 2.2. ash_riple 4459d 17h /
14 Changed dec to hex value of triggerPnum. ash_riple 4460d 08h /
13 Added minor syntax changes and Linux environment simulation script. ash_riple 4460d 13h /
12 Added timing information to the capture content. ash_riple 4460d 21h /
11 Added pre-trigger capture. ash_riple 4461d 12h /
10 Changed the location/reference/generation of compiler directive file: jtag_sim_define.h, to have better code structure. ash_riple 4466d 17h /
9 Added testbench with interactive GUI. Start it from "sim.bat" or "do sim.do".
Virtual JTAG stimulus can only be entered statically before simulation starts.
FIFO operation can be simulated dynamically while simulation is run.
ash_riple 4467d 12h /
8 Added fault handling of wrong input length in the GUI. ash_riple 4471d 12h /
7 Added references related to "Bus Monitor". ash_riple 4471d 16h /
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4472d 12h /
5 Created code base for 2.x development.
Now supporting pipelined read/write access. Provided wrapper can be used as an example to connect up_monitor to any bus.
ash_riple 4475d 13h /
4 Created tag for original source code. Version 1.0. ash_riple 4475d 15h /
3 Added original article. ash_riple 4475d 16h /
2 Checked in working code base. ash_riple 4479d 12h /
1 The project and the structure was created root 4480d 02h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.