URL https://opencores.org/ocsvn/c16/c16/trunk

Subversion Repositories c16

[/] - Rev 22

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
22	This commit was manufactured by cvs2svn to create tag 'Rev_XLNX_7'.		6924d 02h	/
21	Changes for Xilinx Proj. Nav. 7.1.02i	jsauermann	6924d 02h	/
20	This commit was manufactured by cvs2svn to create tag 'Rev_XLNX_5'.		7119d 23h	/
19	FPGA Pin desription added.	jsauermann	7119d 23h	/
18	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7420d 22h	/
17	Assert ENABLE_INT and DISABLE_INT only in M1. Thanks to Riccardo Cerulli-Irelly. Requires a fix in rtos.c as well	jsauermann	7420d 22h	/
16	Enable interrupts at start of each task. This fix is required after a change in opcode_decoder.vhd.	jsauermann	7420d 22h	/
15	sample ucf file	jsauermann	7460d 01h	/
14	no message	jsauermann	7468d 02h	/
13	bug in print_unsigned() fixed. Now done as in rtos.c	jsauermann	7510d 20h	/
12	Todo removed	jsauermann	7539d 17h	/
11	First Version	jsauermann	7539d 17h	/
10	Set top of stack of idle task to end of internal memory rather than end of external memory (causing incorrect display of 100 % CPU load).	jsauermann	7539d 19h	/
9	Made cpu_engine WISHBONE compliant. (Somebody please validate it).	jsauermann	7539d 19h	/
8	Initialization of compound auto variables added (was TODO)	jsauermann	7546d 22h	/
7	Handle auto variable declarations in compound statements properly	jsauermann	7547d 21h	/
6	New Target polled for testing compiler without the need to simulate interrupts	jsauermann	7547d 22h	/
5	Initial version	jsauermann	7548d 19h	/
4	Documentation finalized	jsauermann	7548d 23h	/
3	This commit was manufactured by cvs2svn to create tag 'V10'.		7551d 18h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories c16

[/] - Rev 22

Filtering Options