OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4217d 21h /
20 Updates for Xilinx synthesis antanguay 4507d 15h /
19 Updates for 32/64 bit systems antanguay 4682d 16h /
18 Updates for linux 32-bit antanguay 4683d 13h /
17 Fixed deprecated SystemC warnings antanguay 4685d 21h /
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4686d 03h /
15 Updated for Verilator 3.813 antanguay 4705d 04h /
14 Change interface to big endian, added serdes examples to testbench antanguay 5293d 22h /
13 Change interface to big endian, added serdes examples to testbench antanguay 5293d 23h /
12 Change interface to big endian, added serdes examples to testbench antanguay 5293d 23h /
11 Fixed clock crossing antanguay 5399d 20h /
10 Added details to spec antanguay 5497d 15h /
9 Added old uploaded documents to new repository. root 5572d 03h /
8 Added old uploaded documents to new repository. root 5572d 08h /
7 New directory structure. root 5572d 08h /
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5848d 16h /
5 Fixed compilation antanguay 5854d 16h /
4 Created antanguay 5854d 19h /
3 This commit was manufactured by cvs2svn to create tag 'initial'. 5854d 20h /
2 Initial revision antanguay 5854d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.