OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_1/] [rtl/] [verilog/] [uart_debug_if.v] - Rev 106

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5563d 14h /uart16550/tags/rel_1/rtl/verilog/uart_debug_if.v
78 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8139d 07h /uart16550/tags/rel_1/rtl/verilog/uart_debug_if.v
65 Warnings fixed (unused signals removed). mohor 8201d 15h /uart16550/tags/rel_1/rtl/verilog/uart_debug_if.v
55 some synthesis bugs fixed gorban 8208d 02h /uart16550/tags/rel_1/rtl/verilog/uart_debug_if.v
49 committed the debug interface file gorban 8216d 03h /uart16550/tags/rel_1/rtl/verilog/uart_debug_if.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.