OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [rtl/] [verilog/] [oc8051_alu.v] - Rev 186

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
186 root 5491d 14h /8051/trunk/rtl/verilog/oc8051_alu.v
185 root 5547d 15h /8051/trunk/rtl/verilog/oc8051_alu.v
179 add /* synopsys xx_case */ to case statments. simont 7626d 08h /8051/trunk/rtl/verilog/oc8051_alu.v
178 x replaced with 0. simont 7626d 10h /8051/trunk/rtl/verilog/oc8051_alu.v
171 fix bug in DA operation. simont 7648d 12h /8051/trunk/rtl/verilog/oc8051_alu.v
152 sub_result output added. simont 7654d 12h /8051/trunk/rtl/verilog/oc8051_alu.v
143 add wire sub_result, conect it to des_acc and des1. simont 7681d 16h /8051/trunk/rtl/verilog/oc8051_alu.v
139 add aditional alu destination to solve critical path. simont 7683d 13h /8051/trunk/rtl/verilog/oc8051_alu.v
133 fix bug in substraction. simont 7689d 20h /8051/trunk/rtl/verilog/oc8051_alu.v
132 change branch instruction execution (reduse needed clock periods). simont 7693d 12h /8051/trunk/rtl/verilog/oc8051_alu.v
123 fiz bug iv pcs operation. simont 7704d 14h /8051/trunk/rtl/verilog/oc8051_alu.v
82 replace some modules simont 7795d 15h /8051/trunk/rtl/verilog/oc8051_alu.v
46 prepared header simont 7900d 11h /8051/trunk/rtl/verilog/oc8051_alu.v
22 fix some bugs simont 7940d 10h /8051/trunk/rtl/verilog/oc8051_alu.v
11 des2_r removed simont 7945d 13h /8051/trunk/rtl/verilog/oc8051_alu.v
10 % replaced with ^ in uart; some minor improvements markom 7945d 19h /8051/trunk/rtl/verilog/oc8051_alu.v
8 some IDS optimizations markom 7947d 12h /8051/trunk/rtl/verilog/oc8051_alu.v
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 7947d 14h /8051/trunk/rtl/verilog/oc8051_alu.v
5 more linter corrections; 2 tests still fail markom 7947d 16h /8051/trunk/rtl/verilog/oc8051_alu.v
4 Code repaired to satisfy the linter; testbech fails markom 7947d 18h /8051/trunk/rtl/verilog/oc8051_alu.v
2 Initial CVS import simont 7963d 15h /8051/trunk/rtl/verilog/oc8051_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.