URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [bench/] - Rev 161

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
161	New directory structure.	root	5550d 05h	/can/trunk/bench/
160	New tests for testing the bus-off.	igorm	6599d 12h	/trunk/bench/
158	Fixing overrun problems.	igorm	6887d 15h	/trunk/bench/
140	I forgot to thange one signal name.	igorm	7367d 07h	/trunk/bench/
139	Signal bus_off_on added.	igorm	7367d 08h	/trunk/bench/
130	mbist signals updated according to newest convention	markom	7520d 19h	/trunk/bench/
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7537d 04h	/trunk/bench/
119	Artisan RAMs added.	mohor	7578d 15h	/trunk/bench/
83	cs_can_i is used only when WISHBONE interface is not used.	mohor	7642d 10h	/trunk/bench/
68	CAN inturrupt is active low.	mohor	7725d 14h	/trunk/bench/
63	ALE changes on negedge of clk.	mohor	7737d 05h	/trunk/bench/
61	Bidirectional port_0_i changed to port_0_io. input cs_can changed to cs_can_i.	mohor	7739d 19h	/trunk/bench/
60	rd_i and wr_i are active high signals. If 8051 is connected, these two signals need to be negated one level higher.	mohor	7739d 20h	/trunk/bench/
59	8051 interface added (besides WISHBONE interface). Selection is made in can_defines.v file.	mohor	7739d 21h	/trunk/bench/
52	tx_o is now tristated signal. tx_oen and tx_o combined together.	mohor	7746d 09h	/trunk/bench/
50	Top level signal names changed.	mohor	7746d 10h	/trunk/bench/
48	Actel APA ram supported.	mohor	7750d 02h	/trunk/bench/
39	CAN core finished. Host interface added. Registers finished. Synchronization to the wishbone finished.	mohor	7760d 10h	/trunk/bench/
38	Temporary backup version (still fully operable).	mohor	7762d 01h	/trunk/bench/
37	Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted.	mohor	7762d 01h	/trunk/bench/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories can

[/] [can/] [trunk/] [bench/] - Rev 161

Filtering Options