OpenCores
URL https://opencores.org/ocsvn/cpu65c02_true_cycle/cpu65c02_true_cycle/trunk

Subversion Repositories cpu65c02_true_cycle

[/] [cpu65c02_true_cycle/] - Rev 24

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 v1.53 PRODUCTION - containing bug fixes related to v1.52 ("BASIC" pre-variant)
v2.00 PRODUCTION - related to RELEASE CANDIDATE ("HIGH SPEED" pre-variant)		 fpga_is_funny 1162d 18h /cpu65c02_true_cycle/
23 Added "beta" section to separate upcoming beta versions or release candidates from released versions.
The currently released version moved to "released".
The upcoming v2.00rc loaded into "beta" is a major release candidate containing performance improvements.
fmax is now typical from 110 MHz to 180 MHz even for low/middle cost FPGA devices. High end FPGA devices allow clock rates over 250 MHz now.
After many cycle count issues caused by description errors in original vendor documents, the v2.00rc testing processes (in progress) rely on the WDC 65C02 documentation and physical chips for reference now.		 fpga_is_funny 2021d 20h /cpu65c02_true_cycle/
22 v1.52 PRODUCTION
RESET generates SYNC now, 1 dead cycle delayed		 fpga_is_funny 2055d 23h /cpu65c02_true_cycle/
21 fpga_is_funny 2056d 21h /cpu65c02_true_cycle/
20 fpga_is_funny 2056d 21h /cpu65c02_true_cycle/
19 fpga_is_funny 3921d 01h /cpu65c02_true_cycle/
18 RELEASE CANDIDATE V1.5 RC of r65c02_tc.
Major Bug Fixes are available.
Look at the header of r65c02_tc.vhd to get more details.
Because of translation errors made by a third party conversion tool in the past, Verilog sources are no longer available. May be re-activated in the future.

The upcoming PRODUCTION version will be include some enhancements for speed and resource utilization.		 fpga_is_funny 3921d 02h /cpu65c02_true_cycle/
17 Added old uploaded documents to new repository. root 5526d 21h /cpu65c02_true_cycle/
16 Added old uploaded documents to new repository. root 5527d 14h /cpu65c02_true_cycle/
15 New directory structure. root 5527d 14h /cpu65c02_true_cycle/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.