OpenCores
URL https://opencores.org/ocsvn/dirac/dirac/trunk

Subversion Repositories dirac

[/] - Rev 14

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Added old uploaded documents to new repository. root 5531d 09h /
13 Added old uploaded documents to new repository. root 5532d 02h /
12 New directory structure. root 5532d 02h /
11 Added block diagrams for decoder architecture in docs directory petebleackley 6357d 03h /
10 Restored after CVS server crashed. Changed bitwidths and exp-golomb format to current specification. Placed copy of specification in docs directory petebleackley 6418d 06h /
9 Adaptive probability models now implemented in the decoder. Testbench for decoding added. Synthesis reports added to documentation section petebleackley 6447d 04h /
8 Complete implementation of adaptive arithmetic coding, suitable for Dirac 0.5.3 petebleackley 6466d 08h /
7 Added sources for exp-golomb encoding and decoding petebleackley 6532d 10h /
6 Added documentation for fixed-frequency encoder. petebleackley 6910d 13h /
5 Added documentation for fixed-frequency encoding.
Added component CONTEXT_MANAGER to handle conditional probability encoding.
Modified arithmetic coder, arithmetic decoder and testbench for conditional probability encoding.
FIFO now has a RAM based architecture, and it and INPUT_CONTROL are parameterised by width.
All flip-flops are now represented by clocked processes, so the components D_TYPE, ENABLEABLE_D_TYPE, STORE_BLOCK and COUNT_UNIT are no longer necessary.
Added input file "testseq" for testing conditional probability encoding.
petebleackley 6914d 06h /
4 Patch 1
Corrected errors in /src/common/ARITHMETIC_UNIT.vhd and /src/testbench/ArithmeticCoderTestbench.vhd
ARITHMETIC_UNIT.vhd
Corrected width of signal RESULT0 to (16 downto 0)
ArithmeticCoderTestbench.vhd
Removed extraneous inputs CONTEXT_ENABLE and CONTEXT_IN from component specification of ArithmeticCoder
(These belong to a future version)
Specified filename "raw_data" for file input TESTDATA
Added missing end if; in process OUTPUT
petebleackley 6945d 09h /
3 This commit was manufactured by cvs2svn to create tag 'dirac_0_0_1_0'. 6972d 12h /
2 Initail commit petebleackley 6972d 12h /
1 Standard project directories initialized by cvs2svn. 6972d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.