OpenCores
URL https://opencores.org/ocsvn/miniuart2/miniuart2/trunk

Subversion Repositories miniuart2

[/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 no message philippe 7799d 06h /
17 Header and formating modif
modif on line 81: if (SampleCnt = 1 and BitPos >= 2) then -- Sample RxD on 1
philippe 7799d 06h /
16 Header and formating modif philippe 7799d 06h /
15 changed mail address philippe 7920d 06h /
14 no message philippe 8046d 10h /
13 no message philippe 8046d 10h /
12 Asserted TxD High on power on. (Added the line TxD <= '1').
Otherwise, the transmitter start with the Tx line low.
philippe 8046d 10h /
11 no message philippe 8089d 10h /
10 Prohibited SampleCnt to overflow over 3.
(This is just a security-not needed for the
design to reun correctly)
philippe 8089d 10h /
9 Corrected bug on LoadA signal in Txunit.vhd.
Load signal is now correctly sampled by BR_CLK.
philippe 8089d 10h /
8 Modified and detailed the Baudrate tolerance section philippe 8109d 08h /
7 no message philippe 8109d 08h /
6 Modified signal names to match port map philippe 8109d 08h /
5 no message philippe 8144d 08h /
4 This commit was manufactured by cvs2svn to create tag 'aversion'. 8144d 09h /
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.
philippe 8144d 09h /
2 1st version philippe 8144d 09h /
1 Standard project directories initialized by cvs2svn. 8144d 09h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.