OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] [next186_soc_pc/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 ndumitrache 2305d 13h /next186_soc_pc/
10 Adlib/OPL3 for Nexys4 board ndumitrache 2591d 12h /next186_soc_pc/
9 ndumitrache 2652d 07h /next186_soc_pc/
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3657d 08h /next186_soc_pc/
7 Disable interrupts in VESAMemControl callback ndumitrache 3781d 07h /next186_soc_pc/
6 ndumitrache 3960d 14h /next186_soc_pc/
5 updated Next186 CPU ndumitrache 3960d 14h /next186_soc_pc/
4 fix BIOS int 1ah (Get system time) ndumitrache 3991d 13h /next186_soc_pc/
3 ndumitrache 3994d 15h /next186_soc_pc/
2 ndumitrache 3994d 15h /next186_soc_pc/
1 The project and the structure was created root 3995d 08h /next186_soc_pc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.