OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 ndumitrache 2267d 12h /
11 ndumitrache 2317d 17h /
10 Adlib/OPL3 for Nexys4 board ndumitrache 2603d 15h /
9 ndumitrache 2664d 10h /
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3669d 12h /
7 Disable interrupts in VESAMemControl callback ndumitrache 3793d 10h /
6 ndumitrache 3972d 17h /
5 updated Next186 CPU ndumitrache 3972d 17h /
4 fix BIOS int 1ah (Get system time) ndumitrache 4003d 17h /
3 ndumitrache 4006d 18h /
2 ndumitrache 4006d 18h /
1 The project and the structure was created root 4007d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.