OpenCores
URL https://opencores.org/ocsvn/oms8051mini/oms8051mini/trunk

Subversion Repositories oms8051mini

[/] [oms8051mini/] [trunk/] [verif/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 changed 32 bit to 8 bit register interface dinesha 2718d 03h /oms8051mini/trunk/verif/
10 EXTERNAL ROM option is removed dinesha 2719d 13h /oms8051mini/trunk/verif/
9 Modelsim golden log file dinesha 2729d 04h /oms8051mini/trunk/verif/
8 irun update for cadence flow dinesha 2729d 04h /oms8051mini/trunk/verif/
7 Uart test case cleanup dinesha 2729d 04h /oms8051mini/trunk/verif/
6 Uart Message Handler added into SVN and Uart fixs dinesha 2729d 07h /oms8051mini/trunk/verif/
5 Irun Rename dinesha 2730d 04h /oms8051mini/trunk/verif/
4 Irun update dinesha 2730d 04h /oms8051mini/trunk/verif/
3 GMAC related test cases are removed dinesha 2731d 04h /oms8051mini/trunk/verif/
2 Initial version;
1. Ported from turbo8051 core data base
1. Removed the GMAC related logic and verif componets
dinesha 2731d 04h /oms8051mini/trunk/verif/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.