OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [autom4te.cache/] [output.0] - Rev 556

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
556 or1ksim - added performance counters unit and test for it. julius 4729d 18h /openrisc/trunk/or1ksim/autom4te.cache/output.0
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4731d 03h /openrisc/trunk/or1ksim/autom4te.cache/output.0
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4757d 23h /openrisc/trunk/or1ksim/autom4te.cache/output.0
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4891d 22h /openrisc/trunk/or1ksim/autom4te.cache/output.0
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4908d 16h /openrisc/trunk/or1ksim/autom4te.cache/output.0
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4918d 13h /openrisc/trunk/or1ksim/autom4te.cache/output.0
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4928d 18h /openrisc/trunk/or1ksim/autom4te.cache/output.0
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 4937d 02h /openrisc/trunk/or1ksim/autom4te.cache/output.0
233 New softfloat FPU and testfloat sw for or1ksim julius 5037d 14h /openrisc/trunk/or1ksim/autom4te.cache/output.0
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5040d 19h /openrisc/trunk/or1ksim/autom4te.cache/output.0
202 Adding executed log in binary format capability to or1ksim julius 5053d 22h /openrisc/trunk/or1ksim/autom4te.cache/output.0
60 Mark Jarvin's patches to support Mac OS X (Snow Leopard). jeremybennett 5259d 22h /openrisc/trunk/or1ksim/autom4te.cache/output.0
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5472d 04h /openrisc/trunk/or1ksim/autom4te.cache/output.0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.