OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] - Rev 784

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
784 Patch from R Diez to ensure DejaGnu handles errors better. Autoconf infrastructure all updated.

2012-03-21 Jeremy Bennett <jeremy.bennett@embecosm.com>

Patch from R Diez <rdiezmail-openrisc@yahoo.de>

* Makefile.am: Add AM_RUNTESTFLAGS to trigger correct error
behaviour.		 jeremybennett 4425d 08h /openrisc/trunk/or1ksim/cpu/
673 Multiple 64-bit fixes (mostly sign and size of constants). Fix bug #1. yannv 4521d 13h /openrisc/trunk/or1ksim/cpu/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4644d 15h /openrisc/trunk/or1ksim/cpu/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4708d 14h /openrisc/trunk/or1ksim/cpu/
559 or1ksim - spr-def.sh fix for timer julius 4710d 02h /openrisc/trunk/or1ksim/cpu/
556 or1ksim - added performance counters unit and test for it. julius 4714d 08h /openrisc/trunk/or1ksim/cpu/
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4715d 16h /openrisc/trunk/or1ksim/cpu/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4742d 12h /openrisc/trunk/or1ksim/cpu/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4774d 16h /openrisc/trunk/or1ksim/cpu/
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4839d 18h /openrisc/trunk/or1ksim/cpu/
472 Various changes which improve the quality of the tracing. jeremybennett 4858d 19h /openrisc/trunk/or1ksim/cpu/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4866d 17h /openrisc/trunk/or1ksim/cpu/
458 or1ksim testsuite updates julius 4867d 21h /openrisc/trunk/or1ksim/cpu/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4876d 12h /openrisc/trunk/or1ksim/cpu/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4894d 07h /openrisc/trunk/or1ksim/cpu/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4903d 02h /openrisc/trunk/or1ksim/cpu/
432 Updates to handle interrupts correctly. jeremybennett 4907d 12h /openrisc/trunk/or1ksim/cpu/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4910d 08h /openrisc/trunk/or1ksim/cpu/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4910d 12h /openrisc/trunk/or1ksim/cpu/
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4913d 07h /openrisc/trunk/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.