OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 651

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4597d 02h /openrisc/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4597d 23h /openrisc/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4614d 05h /openrisc/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4617d 00h /openrisc/
647 or1200: update documentation to go with recent rtl commits julius 4617d 01h /openrisc/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4620d 11h /openrisc/
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4635d 00h /openrisc/
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4635d 01h /openrisc/
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4635d 01h /openrisc/
642 or1200: add carry, overflow bits, and range exception julius 4635d 01h /openrisc/
641 or1200: fix serial multiply/divide bug julius 4635d 01h /openrisc/
640 or1200: add l.ext instructions, fix a MAC bug julius 4635d 01h /openrisc/
639 or1200: or1200_dpram.v change task set_gpr to function julius 4635d 02h /openrisc/
638 orpsoc: xilinx: use XILINX env variable

instead of rely on custom environment variables,
use the XILINX variable and instruct the user how to
source the scripts that set it.

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4638d 17h /openrisc/
637 porint parallel port(gpio) management task filepang 4641d 06h /openrisc/
636 porting serial port management task, interrupt hander filepang 4641d 06h /openrisc/
635 Patch for http://bugzilla.opencores.org/show_bug.cgi?id=69.

* config/or32/linux-elf.h <TARGET_OS_CPP_BUILTINS>: Defined, based
on LINUX_TARGET_OS_CPP_BUILTINS copied from linux.h.
jeremybennett 4642d 09h /openrisc/
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4643d 17h /openrisc/
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4643d 17h /openrisc/
626 Fix to support GCC 4.6 by disabling -Werror. jeremybennett 4652d 08h /openrisc/
625 Fixed configuration to work with GCC 4.6, added -Werror to avoid GCC 4.6 warning as a temporary fix. Added pic.cfg to EXTRA_DIST. Made tests build with SILENT_RULES if available. jeremybennett 4652d 08h /openrisc/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4653d 13h /openrisc/
623 cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support.h
Demo/OpenRISC_SIM_GCC/arch/interrupts.h
Demo/OpenRISC_SIM_GCC/arch/link.ld

add gpio driver

add gpio base address definition
filepang 4654d 04h /openrisc/
622 update uart driver for support multiple uart cores
from http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/sw/drivers/uart
filepang 4654d 07h /openrisc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.