OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 branches/singleSymbol: Backup-checkin (not compiling) of new RioWbBridge with 64-bit Wishbone interface. magro732 3498d 19h /
38 RioLogicalCommon has working Maintenance-packet parsing.
TestRioLogicalCommon has test cases for all Maintenance request packets.		 magro732 3519d 01h /
37 singleSymbol: Correcting compiler errors and misc minor errors. magro732 3527d 19h /
36 singleSymbol: Adding testbench for RioLogicalCommon. magro732 3534d 19h /
35 Temporary checkin of new synchronous RioSerial. Does not work yet.
Temporary checkin of RioLogicalCommon. Does not work yet.		 magro732 3538d 00h /
34 Adding first version of logical egress. magro732 3541d 19h /
33 Adding common logical layer module. magro732 3542d 23h /
32 branches/singleSymbol
Adding a wait-state to only insert one control-symbol into an outbound packet.		 magro732 3546d 03h /
31 Fixing compiler errors.
Adding support for inserting control-symbols from receiver into frames.		 magro732 3548d 04h /
30 Changing name tags/1.0.1 to tags/1.0.1-release. magro732 3548d 05h /
29 Fixed bug in RioSwitch internal Wishbone interconnects. magro732 3548d 07h /
28 Correcting bug in RioSwitch.vhd internal Wishbone interconnect.
Modifying an existing test case in TestRioSwitch.vhd to provoke the error.		 magro732 3548d 07h /
27 Adding missing code to single-symbol pipelined transmitter. Not tested nor copiled. magro732 3549d 18h /
26 Temporary checkin of parallelSymbols branch. It does not work yet. magro732 3710d 06h /
25 Correcting compiler errors in TestRioPcsUart.vhd magro732 3716d 23h /
24 Changing errornous use statement. magro732 3717d 00h /
23 Tagging alpha release 2.0.0. magro732 3833d 17h /
22 Tagging release 1.0.0. magro732 3833d 17h /
21 Branching of a single symbol version of the new RioSerial. magro732 3833d 18h /
20 Adding software C-stack and matching VHDL modules. magro732 3898d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.