OpenCores
URL https://opencores.org/ocsvn/spi/spi/trunk

Subversion Repositories spi

[/] [spi/] [trunk/] [bench/] [verilog/] - Rev 27

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 New directory structure. root 5548d 09h /spi/trunk/bench/verilog/
25 CTRL register bit fields changed, VATS testing support added. simons 7369d 01h /spi/trunk/bench/verilog/
12 Error fixed. simons 7645d 09h /spi/trunk/bench/verilog/
9 Support for 128 bits character length added. Zero value divider bug fixed. simons 7704d 02h /spi/trunk/bench/verilog/
8 Automatic slave select signal generation added. simons 7724d 03h /spi/trunk/bench/verilog/
7 Support for 64 bit caharacter len added. simons 7812d 15h /spi/trunk/bench/verilog/
2 Initial import simons 8011d 03h /spi/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.