OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] - Rev 326

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
326 refine status_q update arniml 507d 23h /t48/
325 experimental upi41_db_bus variant with asynchronous master interface arniml 508d 06h /t48/
324 enhance access timing in test bench arniml 508d 06h /t48/
323 - prevent change when master reads status
- relax master access timing
arniml 509d 05h /t48/
322 hold db_dir_o during entire access arniml 510d 20h /t48/
321 improve compatibility with modelsim and ghdl arniml 511d 18h /t48/
320 improve in test arniml 511d 18h /t48/
319 - add dma test
- update dma logic
arniml 513d 21h /t48/
318 t8042ah synth, fix warnings arniml 514d 01h /t48/
317 implement dma logic arniml 514d 02h /t48/
316 doc arniml 514d 06h /t48/
315 fix upi master interrupt enables, rectify p2 tests arniml 515d 02h /t48/
314 upi: remove include generics arniml 515d 06h /t48/
313 - implement flags/master interrupt
- add related test
arniml 515d 21h /t48/
312 add upi41a test for sts arniml 516d 17h /t48/
311 add t8042ah arniml 517d 18h /t48/
310 add interrupt driver echo test arniml 517d 19h /t48/
309 cleanup arniml 517d 19h /t48/
308 add test status41 arniml 518d 18h /t48/
307 fix instance name arniml 518d 18h /t48/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.