OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] [uart16550/] [tags/] [rel_1/] - Rev 106

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 New directory structure. root 5538d 23h /uart16550/tags/rel_1/
78 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8114d 16h /tags/rel_1/
75 Endian define added. Big Byte Endian is selected by default. mohor 8114d 16h /trunk/
74 tf_overrun signal was disabled since it was not used gorban 8119d 17h /trunk/
73 major bug in 32-bit mode that prevented register access fixed. gorban 8126d 16h /trunk/
72 UART PHY added. Files are fully operational, working on HW. mohor 8140d 00h /trunk/
71 Removed confusing comment gorban 8151d 13h /trunk/
70 tf_pop was too wide. Now it is only 1 clk cycle width. mohor 8156d 21h /trunk/
69 More than one character was stored in case of break. End of the break
was not detected correctly.		 mohor 8165d 12h /trunk/
68 lsr[7] was not showing overrun errors. mohor 8168d 19h /trunk/
67 Missing declaration of rf_push_q fixed. mohor 8175d 19h /trunk/
66 rx push changed to be only one cycle wide. mohor 8175d 19h /trunk/
65 Warnings fixed (unused signals removed). mohor 8177d 00h /trunk/
64 Warnings cleared. mohor 8177d 01h /trunk/
63 Synplicity was having troubles with the comment. mohor 8177d 01h /trunk/
62 Bug that was entered in the last update fixed (rx state machine). mohor 8178d 00h /trunk/
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.		 mohor 8178d 18h /trunk/
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8178d 23h /trunk/
59 MSR register fixed. mohor 8181d 19h /trunk/
58 After reset modem status register MSR should be reset. mohor 8181d 23h /trunk/
57 timeout irq must be set regardless of the rda irq (rda irq does not reset the
timeout counter).		 mohor 8182d 22h /trunk/
56 thre irq should be cleared only when being source of interrupt. mohor 8182d 23h /trunk/
55 some synthesis bugs fixed gorban 8183d 11h /trunk/
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8184d 00h /trunk/
53 Scratch register define added. mohor 8185d 00h /trunk/
52 Scratch register added gorban 8185d 13h /trunk/
51 Igor fixed break condition bugs gorban 8185d 13h /trunk/
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8189d 18h /trunk/
49 committed the debug interface file gorban 8191d 12h /trunk/
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8192d 11h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.