OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This sauses testcases not to finish. tadejm 7357d 17h /
95 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead only when TX FIFO is empty. This causes testcases not to finish. tadejm 7357d 17h /
94 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish. tadejm 7357d 17h /
93 Testbench with complete selfchecking. BUG is that THRE status is set at the end of last sent bit when TX FIFO is empty instead when only TX FIFO gets empty. This causes testcases not to finish. tadejm 7357d 17h /
92 This is revision 1.4, revision 1.5 was put there by mistake. simons 7471d 10h /
91 Removed files due to new complete testbench. tadejm 7472d 01h /
90 Add Flextronics header avisha 7474d 08h /
89 adjusted comment + define dries 7554d 13h /
88 added clearing the receiver fifo statuses on resets gorban 7617d 03h /
87 This fixes errors in some cases when data is being read and put to the FIFO at the same time. Patch is submitted by Scott Furman. Update is very recommended. gorban 7647d 04h /
86 restored include for uart_defines.v in uart_test.v gorban 7917d 08h /
85 Updated documentation to include latest changes. gorban 7951d 00h /
84 The uart_defines.v file is included again in sources. gorban 7964d 00h /
83 Reverted to include uart_defines.v file in other files again. gorban 7964d 00h /
82 Updated to work with latest core. gorban 7970d 22h /
81 Added lastest additions. gorban 7970d 22h /
80 Remove uart_fifo.v because it is replaced by other 2 files. gorban 7970d 22h /
79 Bug Fixes:
* Possible loss of sync and bad reception of stop bit on slow baud rates fixed.
Problem reported by Kenny.Tung.
* Bad (or lack of ) loopback handling fixed. Reported by Cherry Withers.

Improvements:
* Made FIFO's as general inferrable memory where possible.
So on FPGA they should be inferred as RAM (Distributed RAM on Xilinx).
This saves about 1/3 of the Slice count and reduces P&R and synthesis times.

* Added optional baudrate output (baud_o).
This is identical to BAUDOUT* signal on 16550 chip.
It outputs 16xbit_clock_rate - the divided clock.
It's disabled by default. Define UART_HAS_BAUDRATE_OUTPUT to use.
gorban 7970d 22h /
78 This commit was manufactured by cvs2svn to create tag 'rel_1'. 8124d 04h /
77 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 8124d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.