OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] - Rev 6

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 6, 2010-03-12 21:55:09 GMT
  • Author: jt_eaton
  • Log message:
    added pic_micro from minirisc project with design to run code
    on a digilent Basys board
Path
/socgen/trunk/bin/build_cmp
/socgen/trunk/bin/Makefile
/socgen/trunk/bin/Makefile.root
/socgen/trunk/Makefile
/socgen/trunk/projects
/socgen/trunk/projects/logic
/socgen/trunk/projects/logic/bin
/socgen/trunk/projects/logic/bin/Makefile
/socgen/trunk/projects/logic/ip
/socgen/trunk/projects/logic/ip/disp_io
/socgen/trunk/projects/logic/ip/disp_io/bin
/socgen/trunk/projects/logic/ip/disp_io/bin/Makefile
/socgen/trunk/projects/logic/ip/disp_io/doc
/socgen/trunk/projects/logic/ip/disp_io/doc/copyright.v
/socgen/trunk/projects/logic/ip/disp_io/rtl
/socgen/trunk/projects/logic/ip/disp_io/rtl/varients
/socgen/trunk/projects/logic/ip/disp_io/rtl/varients/disp_io
/socgen/trunk/projects/logic/ip/disp_io/rtl/varients/disp_io/disp_io_defines.v
/socgen/trunk/projects/logic/ip/disp_io/rtl/verilog
/socgen/trunk/projects/logic/ip/disp_io/rtl/verilog/disp_io.v
/socgen/trunk/projects/logic/ip/disp_io/sim
/socgen/trunk/projects/logic/ip/disp_io/sim/bin
/socgen/trunk/projects/logic/ip/disp_io/sim/bin/Makefile
/socgen/trunk/projects/logic/ip/disp_io/sim/log
/socgen/trunk/projects/logic/ip/disp_io/sim/out
/socgen/trunk/projects/logic/ip/disp_io/sim/run
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/dmp_define
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/dut
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/filelist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/liblist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/modellist
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/TB.defs
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/test_define
/socgen/trunk/projects/logic/ip/disp_io/sim/run/default/timescale.v
/socgen/trunk/projects/logic/sw
/socgen/trunk/projects/pic_micro
/socgen/trunk/projects/pic_micro/bin
/socgen/trunk/projects/pic_micro/bin/Makefile
/socgen/trunk/projects/pic_micro/children
/socgen/trunk/projects/pic_micro/children/logic
/socgen/trunk/projects/pic_micro/children/logic/ip
/socgen/trunk/projects/pic_micro/children/logic/ip/disp_io
/socgen/trunk/projects/pic_micro/ip
/socgen/trunk/projects/pic_micro/ip/mrisc
/socgen/trunk/projects/pic_micro/ip/mrisc/bin
/socgen/trunk/projects/pic_micro/ip/mrisc/bin/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/doc
/socgen/trunk/projects/pic_micro/ip/mrisc/doc/copyright.v
/socgen/trunk/projects/pic_micro/ip/mrisc/doc/README.txt
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/varients
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/varients/mrisc
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/varients/mrisc/mrisc_defines.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc_alu.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc_fifo.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc_presclr_wdt.v
/socgen/trunk/projects/pic_micro/ip/mrisc/rtl/verilog/mrisc_register_file.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/bin
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/bin/Makefile
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/log
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/out
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/loop/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf1/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf2/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/rf3/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity1/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/copyright
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/dut
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/liblist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/modellist
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/TB.defs
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run/sanity2/timescale.v
/socgen/trunk/projects/pic_micro/ip/mrisc/syn
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/Basys
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/bsdl
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/bsdl/xc3s100e_vq100_1532.bsd
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/core.v
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/debug
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/def_file
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/filelist
/socgen/trunk/projects/pic_micro/ip/mrisc/syn/Basys_loop/Makefile
/socgen/trunk/projects/pic_micro/sw
/socgen/trunk/projects/pic_micro/sw/loop
/socgen/trunk/projects/pic_micro/sw/loop/loop.asm
/socgen/trunk/projects/pic_micro/sw/loop/Makefile
/socgen/trunk/projects/pic_micro/sw/rf1
/socgen/trunk/projects/pic_micro/sw/rf1/Makefile
/socgen/trunk/projects/pic_micro/sw/rf1/rf1.asm
/socgen/trunk/projects/pic_micro/sw/rf2
/socgen/trunk/projects/pic_micro/sw/rf2/Makefile
/socgen/trunk/projects/pic_micro/sw/rf2/rf2.asm
/socgen/trunk/projects/pic_micro/sw/rf3
/socgen/trunk/projects/pic_micro/sw/rf3/Makefile
/socgen/trunk/projects/pic_micro/sw/rf3/rf3.asm
/socgen/trunk/projects/pic_micro/sw/sanity1
/socgen/trunk/projects/pic_micro/sw/sanity1/Makefile
/socgen/trunk/projects/pic_micro/sw/sanity1/sanity1.asm
/socgen/trunk/projects/pic_micro/sw/sanity2
/socgen/trunk/projects/pic_micro/sw/sanity2/Makefile
/socgen/trunk/projects/pic_micro/sw/sanity2/sanity2.asm
/socgen/trunk/targets
/socgen/trunk/targets/Basys
/socgen/trunk/targets/Basys/Basys.ucf
/socgen/trunk/targets/Basys/cclk.ut
/socgen/trunk/targets/Basys/jtag.ut
/socgen/trunk/targets/Basys/lib
/socgen/trunk/targets/Basys/lib/syn
/socgen/trunk/targets/Basys/lib/syn/cde_clock_sys
/socgen/trunk/targets/Basys/lib/syn/cde_clock_sys/cde_clock_sys.v
/socgen/trunk/targets/Basys/lib/syn/cde_jtag
/socgen/trunk/targets/Basys/lib/syn/cde_jtag/cde_jtag.v
/socgen/trunk/targets/Basys/lib/syn/cde_jtag/cde_jtag_rpc_reg.v
/socgen/trunk/targets/Basys/Makefile.brd
/socgen/trunk/targets/Basys/Pad_Ring.v
/socgen/trunk/targets/Basys/xc3s100e_tq144.bsd
/socgen/trunk/targets/Basys/xcf02s_vo20.bsd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.