OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [sys/] - Rev 97

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 97, 2011-09-11 22:07:19 GMT
  • Author: jt_eaton
  • Log message:
    changed sim run directory to icarus
    added ise directory into syn
    added _tb testbench file to all sims
Path
/socgen/trunk/Makefile
/socgen/trunk/projects/Busdefs/ip/clock/sim/run
/socgen/trunk/projects/Busdefs/ip/enable/sim/run
/socgen/trunk/projects/Busdefs/ip/ext_bus
/socgen/trunk/projects/Busdefs/ip/ext_bus/bin
/socgen/trunk/projects/Busdefs/ip/ext_bus/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/ext_bus/busdeftypes
/socgen/trunk/projects/Busdefs/ip/ext_bus/busdeftypes/micro_bus.xml
/socgen/trunk/projects/Busdefs/ip/ext_bus/doc
/socgen/trunk/projects/Busdefs/ip/ext_bus/doc/copyright.v
/socgen/trunk/projects/Busdefs/ip/ext_bus/doc/html
/socgen/trunk/projects/Busdefs/ip/ext_bus/doc/png
/socgen/trunk/projects/Busdefs/ip/ext_bus/doc/timing
/socgen/trunk/projects/Busdefs/ip/ext_bus/rtl
/socgen/trunk/projects/Busdefs/ip/ext_bus/rtl/xml
/socgen/trunk/projects/Busdefs/ip/ext_bus/rtl/xml/ext_bus.xml
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim/bin
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim/icarus
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim/verilog
/socgen/trunk/projects/Busdefs/ip/ext_bus/sim/xml
/socgen/trunk/projects/Busdefs/ip/ext_bus/soc
/socgen/trunk/projects/Busdefs/ip/ext_bus/soc/design.soc
/socgen/trunk/projects/Busdefs/ip/ext_bus/syn
/socgen/trunk/projects/Busdefs/ip/jtag/sim/run
/socgen/trunk/projects/Busdefs/ip/micro_bus
/socgen/trunk/projects/Busdefs/ip/micro_bus/bin
/socgen/trunk/projects/Busdefs/ip/micro_bus/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/micro_bus/busdeftypes
/socgen/trunk/projects/Busdefs/ip/micro_bus/busdeftypes/micro_bus.xml
/socgen/trunk/projects/Busdefs/ip/micro_bus/doc
/socgen/trunk/projects/Busdefs/ip/micro_bus/doc/copyright.v
/socgen/trunk/projects/Busdefs/ip/micro_bus/doc/html
/socgen/trunk/projects/Busdefs/ip/micro_bus/doc/png
/socgen/trunk/projects/Busdefs/ip/micro_bus/doc/timing
/socgen/trunk/projects/Busdefs/ip/micro_bus/rtl
/socgen/trunk/projects/Busdefs/ip/micro_bus/rtl/xml
/socgen/trunk/projects/Busdefs/ip/micro_bus/rtl/xml/micro_bus.xml
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim/bin
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim/icarus
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim/verilog
/socgen/trunk/projects/Busdefs/ip/micro_bus/sim/xml
/socgen/trunk/projects/Busdefs/ip/micro_bus/soc
/socgen/trunk/projects/Busdefs/ip/micro_bus/soc/design.soc
/socgen/trunk/projects/Busdefs/ip/micro_bus/syn
/socgen/trunk/projects/Busdefs/ip/pad/sim/run
/socgen/trunk/projects/Busdefs/ip/ps2
/socgen/trunk/projects/Busdefs/ip/ps2/bin
/socgen/trunk/projects/Busdefs/ip/ps2/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/ps2/busdeftypes
/socgen/trunk/projects/Busdefs/ip/ps2/busdeftypes/ps2.xml
/socgen/trunk/projects/Busdefs/ip/ps2/doc
/socgen/trunk/projects/Busdefs/ip/ps2/doc/copyright.v
/socgen/trunk/projects/Busdefs/ip/ps2/doc/html
/socgen/trunk/projects/Busdefs/ip/ps2/doc/png
/socgen/trunk/projects/Busdefs/ip/ps2/doc/timing
/socgen/trunk/projects/Busdefs/ip/ps2/rtl
/socgen/trunk/projects/Busdefs/ip/ps2/rtl/xml
/socgen/trunk/projects/Busdefs/ip/ps2/rtl/xml/ps2.xml
/socgen/trunk/projects/Busdefs/ip/ps2/sim
/socgen/trunk/projects/Busdefs/ip/ps2/sim/bin
/socgen/trunk/projects/Busdefs/ip/ps2/sim/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/ps2/sim/icarus
/socgen/trunk/projects/Busdefs/ip/ps2/sim/verilog
/socgen/trunk/projects/Busdefs/ip/ps2/sim/xml
/socgen/trunk/projects/Busdefs/ip/ps2/soc
/socgen/trunk/projects/Busdefs/ip/ps2/soc/design.soc
/socgen/trunk/projects/Busdefs/ip/ps2/syn
/socgen/trunk/projects/Busdefs/ip/reset/sim/run
/socgen/trunk/projects/Busdefs/ip/uart
/socgen/trunk/projects/Busdefs/ip/uart/bin
/socgen/trunk/projects/Busdefs/ip/uart/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/uart/busdeftypes
/socgen/trunk/projects/Busdefs/ip/uart/busdeftypes/uart.xml
/socgen/trunk/projects/Busdefs/ip/uart/doc
/socgen/trunk/projects/Busdefs/ip/uart/doc/copyright.v
/socgen/trunk/projects/Busdefs/ip/uart/doc/html
/socgen/trunk/projects/Busdefs/ip/uart/doc/png
/socgen/trunk/projects/Busdefs/ip/uart/doc/timing
/socgen/trunk/projects/Busdefs/ip/uart/rtl
/socgen/trunk/projects/Busdefs/ip/uart/rtl/xml
/socgen/trunk/projects/Busdefs/ip/uart/rtl/xml/uart.xml
/socgen/trunk/projects/Busdefs/ip/uart/sim
/socgen/trunk/projects/Busdefs/ip/uart/sim/bin
/socgen/trunk/projects/Busdefs/ip/uart/sim/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/uart/sim/icarus
/socgen/trunk/projects/Busdefs/ip/uart/sim/verilog
/socgen/trunk/projects/Busdefs/ip/uart/sim/xml
/socgen/trunk/projects/Busdefs/ip/uart/soc
/socgen/trunk/projects/Busdefs/ip/uart/soc/design.soc
/socgen/trunk/projects/Busdefs/ip/uart/syn
/socgen/trunk/projects/Busdefs/ip/vga/sim/run
/socgen/trunk/projects/Busdefs/ip/wishbone
/socgen/trunk/projects/Busdefs/ip/wishbone/bin
/socgen/trunk/projects/Busdefs/ip/wishbone/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/wishbone/busdeftypes
/socgen/trunk/projects/Busdefs/ip/wishbone/busdeftypes/wishbone.xml
/socgen/trunk/projects/Busdefs/ip/wishbone/doc
/socgen/trunk/projects/Busdefs/ip/wishbone/doc/copyright.v
/socgen/trunk/projects/Busdefs/ip/wishbone/doc/html
/socgen/trunk/projects/Busdefs/ip/wishbone/doc/png
/socgen/trunk/projects/Busdefs/ip/wishbone/doc/timing
/socgen/trunk/projects/Busdefs/ip/wishbone/rtl
/socgen/trunk/projects/Busdefs/ip/wishbone/rtl/xml
/socgen/trunk/projects/Busdefs/ip/wishbone/rtl/xml/wishbone.xml
/socgen/trunk/projects/Busdefs/ip/wishbone/sim
/socgen/trunk/projects/Busdefs/ip/wishbone/sim/bin
/socgen/trunk/projects/Busdefs/ip/wishbone/sim/bin/Makefile
/socgen/trunk/projects/Busdefs/ip/wishbone/sim/icarus
/socgen/trunk/projects/Busdefs/ip/wishbone/sim/verilog
/socgen/trunk/projects/Busdefs/ip/wishbone/sim/xml
/socgen/trunk/projects/Busdefs/ip/wishbone/soc
/socgen/trunk/projects/Busdefs/ip/wishbone/soc/design.soc
/socgen/trunk/projects/Busdefs/ip/wishbone/syn
/socgen/trunk/projects/cde/ip/cde_clock/rtl/xml/cde_clock_sys.xml
/socgen/trunk/projects/cde/ip/cde_jtag/rtl/xml/cde_jtag.xml
/socgen/trunk/projects/cde/ip/cde_jtag/rtl/xml/cde_jtag_classic_rpc_reg.xml
/socgen/trunk/projects/cde/ip/cde_jtag/sim/icarus
/socgen/trunk/projects/cde/ip/cde_jtag/sim/icarus/default
/socgen/trunk/projects/cde/ip/cde_jtag/sim/icarus/default/dmp_define
/socgen/trunk/projects/cde/ip/cde_jtag/sim/icarus/default/test_define
/socgen/trunk/projects/cde/ip/cde_jtag/sim/icarus/default/wave.sav
/socgen/trunk/projects/cde/ip/cde_jtag/sim/run
/socgen/trunk/projects/cde/ip/cde_jtag/sim/verilog/tb.test_define.default
/socgen/trunk/projects/cde/ip/cde_jtag/sim/xml/cde_jtag_default.xml
/socgen/trunk/projects/cde/ip/cde_jtag/sim/xml/cde_jtag_tb.xml
/socgen/trunk/projects/cde/ip/cde_jtag/soc/design.soc
/socgen/trunk/projects/cde/ip/cde_pad/rtl/xml/cde_pad_diff_dig.xml
/socgen/trunk/projects/cde/ip/cde_pad/rtl/xml/cde_pad_in_dig.xml
/socgen/trunk/projects/cde/ip/cde_pad/rtl/xml/cde_pad_od_dig.xml
/socgen/trunk/projects/cde/ip/cde_pad/rtl/xml/cde_pad_out_dig.xml
/socgen/trunk/projects/cde/ip/cde_pad/rtl/xml/cde_pad_se_dig.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/rtl/verilog/top.uart
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/rtl/xml/Basys_mrisc.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/rtl/xml/Basys_mrisc_default.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/rtl/xml/Basys_mrisc_loop.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/icarus
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/icarus/loop
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/icarus/loop/dmp_define
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/icarus/loop/test_define
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/icarus/loop/wave.sav
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/run
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/verilog/tb.test_define.loop
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/xml/Basys_mrisc_loop_sim.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/sim/xml/Basys_mrisc_tb.xml
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/soc/design.soc
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/syn/Basys_mrisc_loop
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/syn/ise
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/syn/ise/Basys_mrisc_loop
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/syn/ise/Basys_mrisc_loop/bsdl
/socgen/trunk/projects/fpgas/ip/Basys_mrisc/syn/ise/Basys_mrisc_loop/bsdl/xc3s100e_vq100_1532.bsd
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse.xml
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_default.xml
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/rtl/xml/Basys_soc_mrisc_io_mouse_mouse.xml
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/icarus
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/icarus/mouse
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/icarus/mouse/dmp_define
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/icarus/mouse/test_define
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/icarus/mouse/wave.sav
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/run
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/verilog/tb.test_define.mouse
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/xml/Basys_soc_mrisc_io_mouse_mouse_sim.xml
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/sim/xml/Basys_soc_mrisc_io_mouse_tb.xml
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/soc/design.soc
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/syn/Basys_soc_mrisc_io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/syn/ise
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/syn/ise/Basys_soc_mrisc_io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/syn/ise/Basys_soc_mrisc_io_mouse_mouse/bsdl
/socgen/trunk/projects/fpgas/ip/Basys_soc_mrisc/syn/ise/Basys_soc_mrisc_io_mouse_mouse/bsdl/xc3s100e_vq100_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_default.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/rtl/xml/Nexys2_soc_mrisc_io_mouse_mouse.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/icarus
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/icarus/io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/icarus/io_mouse_mouse/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/icarus/io_mouse_mouse/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/icarus/io_mouse_mouse/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/run
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/verilog/tb.test_define.io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/xml/Nexys2_soc_mrisc_io_mouse_mouse_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/sim/xml/Nexys2_soc_mrisc_io_mouse_tb.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/soc/design.soc
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/syn/ise
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/syn/ise/Nexys2_soc_mrisc_io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/syn/ise/Nexys2_soc_mrisc_io_mouse_mouse/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/syn/ise/Nexys2_soc_mrisc_io_mouse_mouse/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_soc_mrisc/syn/Nexys2_soc_mrisc_io_mouse_mouse
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_default.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_irq_2.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_io_poll_2.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_irq_2_test.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_kim_2.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_tim_2.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/io_poll_2/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/irq_2_test
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/irq_2_test/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/irq_2_test/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/irq_2_test/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/kim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/kim_2/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/kim_2/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/kim_2/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/tim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/tim_2/dmp_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/tim_2/test_define
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/icarus/tim_2/wave.sav
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/run
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/verilog/tb.test_define.io_irq_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/verilog/tb.test_define.io_poll_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/verilog/tb.test_define.irq_2_test
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/verilog/tb.test_define.kim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/verilog/tb.test_define.tim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_irq_2_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_io_poll_2_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_irq_2_test_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_kim_2_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tb.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/sim/xml/Nexys2_T6502_tim_2_sim.xml
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/soc/design.soc
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_irq_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_irq_2/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_irq_2/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_poll_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_poll_2/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_io_poll_2/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_irq_2_test
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_irq_2_test/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_irq_2_test/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_kim_2/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_tim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_tim_2/bsdl
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/ise/Nexys2_T6502_tim_2/bsdl/xc3s1200e_fg320_1532.bsd
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/Nexys2_T6502_io_irq_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/Nexys2_T6502_io_poll_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/Nexys2_T6502_irq_2_test
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/Nexys2_T6502_kim_2
/socgen/trunk/projects/fpgas/ip/Nexys2_T6502/syn/Nexys2_T6502_tim_2
/socgen/trunk/projects/io/ip/io_ext_mem_interface/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_ext_mem_interface/rtl/xml/io_ext_mem_interface.xml
/socgen/trunk/projects/io/ip/io_ext_mem_interface/sim/icarus
/socgen/trunk/projects/io/ip/io_ext_mem_interface/sim/run
/socgen/trunk/projects/io/ip/io_gpio/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_gpio/rtl/xml/io_gpio.xml
/socgen/trunk/projects/io/ip/io_gpio/sim/icarus
/socgen/trunk/projects/io/ip/io_gpio/sim/run
/socgen/trunk/projects/io/ip/io_module/rtl/verilog/top.gpio.rtl
/socgen/trunk/projects/io/ip/io_module/rtl/verilog/top.mouse.rtl
/socgen/trunk/projects/io/ip/io_module/rtl/verilog/top.rtl
/socgen/trunk/projects/io/ip/io_module/rtl/xml/io_module.xml
/socgen/trunk/projects/io/ip/io_module/rtl/xml/io_module_gpio.xml
/socgen/trunk/projects/io/ip/io_module/rtl/xml/io_module_mouse.xml
/socgen/trunk/projects/io/ip/io_module/sim/icarus
/socgen/trunk/projects/io/ip/io_module/sim/icarus/default
/socgen/trunk/projects/io/ip/io_module/sim/icarus/default/dmp_define
/socgen/trunk/projects/io/ip/io_module/sim/icarus/default/test_define
/socgen/trunk/projects/io/ip/io_module/sim/icarus/default/wave.sav
/socgen/trunk/projects/io/ip/io_module/sim/icarus/mouse_mouse
/socgen/trunk/projects/io/ip/io_module/sim/icarus/mouse_mouse/dmp_define
/socgen/trunk/projects/io/ip/io_module/sim/icarus/mouse_mouse/test_define
/socgen/trunk/projects/io/ip/io_module/sim/icarus/mouse_mouse/wave.sav
/socgen/trunk/projects/io/ip/io_module/sim/run
/socgen/trunk/projects/io/ip/io_module/sim/verilog/tb.test_define.default
/socgen/trunk/projects/io/ip/io_module/sim/verilog/tb.test_define.mouse_mouse
/socgen/trunk/projects/io/ip/io_module/sim/verilog/top.ext
/socgen/trunk/projects/io/ip/io_module/sim/verilog/top.ext.mouse
/socgen/trunk/projects/io/ip/io_module/sim/xml/io_module_default.xml
/socgen/trunk/projects/io/ip/io_module/sim/xml/io_module_mouse_mouse.xml
/socgen/trunk/projects/io/ip/io_module/sim/xml/io_module_mouse_tb.xml
/socgen/trunk/projects/io/ip/io_module/sim/xml/io_module_tb.xml
/socgen/trunk/projects/io/ip/io_module/soc/design.soc
/socgen/trunk/projects/io/ip/io_pic/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_pic/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_pic/rtl/xml/io_pic.xml
/socgen/trunk/projects/io/ip/io_pic/sim/icarus
/socgen/trunk/projects/io/ip/io_pic/sim/run
/socgen/trunk/projects/io/ip/io_ps2/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_ps2/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_ps2/rtl/xml/io_ps2.xml
/socgen/trunk/projects/io/ip/io_ps2/sim/icarus
/socgen/trunk/projects/io/ip/io_ps2/sim/icarus/default
/socgen/trunk/projects/io/ip/io_ps2/sim/icarus/default/dmp_define
/socgen/trunk/projects/io/ip/io_ps2/sim/icarus/default/test_define
/socgen/trunk/projects/io/ip/io_ps2/sim/icarus/default/wave.sav
/socgen/trunk/projects/io/ip/io_ps2/sim/run
/socgen/trunk/projects/io/ip/io_ps2/sim/verilog/tb.test_define.default
/socgen/trunk/projects/io/ip/io_ps2/sim/verilog/top.ext
/socgen/trunk/projects/io/ip/io_ps2/sim/xml/io_ps2_default.xml
/socgen/trunk/projects/io/ip/io_ps2/sim/xml/io_ps2_tb.xml
/socgen/trunk/projects/io/ip/io_ps2/soc/design.soc
/socgen/trunk/projects/io/ip/io_timer/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_timer/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_timer/rtl/xml/io_timer.xml
/socgen/trunk/projects/io/ip/io_timer/sim/icarus
/socgen/trunk/projects/io/ip/io_timer/sim/run
/socgen/trunk/projects/io/ip/io_uart/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_uart/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_uart/rtl/xml/io_uart.xml
/socgen/trunk/projects/io/ip/io_uart/sim/icarus
/socgen/trunk/projects/io/ip/io_uart/sim/run
/socgen/trunk/projects/io/ip/io_utimer/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_utimer/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_utimer/rtl/xml/io_utimer.xml
/socgen/trunk/projects/io/ip/io_utimer/sim/icarus
/socgen/trunk/projects/io/ip/io_utimer/sim/run
/socgen/trunk/projects/io/ip/io_vga/rtl/verilog/micro_reg
/socgen/trunk/projects/io/ip/io_vga/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_vga/rtl/xml/io_vga.xml
/socgen/trunk/projects/io/ip/io_vga/sim/icarus
/socgen/trunk/projects/io/ip/io_vga/sim/run
/socgen/trunk/projects/io/ip/io_vic/rtl/verilog/top.body
/socgen/trunk/projects/io/ip/io_vic/rtl/xml/io_vic.xml
/socgen/trunk/projects/io/ip/io_vic/sim/icarus
/socgen/trunk/projects/io/ip/io_vic/sim/run
/socgen/trunk/projects/logic/ip/disp_io/rtl/xml/disp_io.xml
/socgen/trunk/projects/logic/ip/disp_io/sim/icarus
/socgen/trunk/projects/logic/ip/disp_io/sim/icarus/default
/socgen/trunk/projects/logic/ip/disp_io/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/disp_io/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/disp_io/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/disp_io/sim/run
/socgen/trunk/projects/logic/ip/disp_io/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/disp_io/sim/xml/disp_io_default.xml
/socgen/trunk/projects/logic/ip/disp_io/sim/xml/disp_io_tb.xml
/socgen/trunk/projects/logic/ip/disp_io/soc/design.soc
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/verilog/top
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/verilog/top.body
/socgen/trunk/projects/logic/ip/flash_memcontrl/rtl/xml/flash_memcontrl.xml
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/icarus
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/icarus/default
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/run
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_default.xml
/socgen/trunk/projects/logic/ip/flash_memcontrl/sim/xml/flash_memcontrl_tb.xml
/socgen/trunk/projects/logic/ip/flash_memcontrl/soc/design.soc
/socgen/trunk/projects/logic/ip/micro_bus/rtl/verilog/top.body
/socgen/trunk/projects/logic/ip/micro_bus/rtl/verilog/top.body.byte
/socgen/trunk/projects/logic/ip/micro_bus/rtl/verilog/top.body.exp5
/socgen/trunk/projects/logic/ip/micro_bus/rtl/verilog/top.body.exp6
/socgen/trunk/projects/logic/ip/micro_bus/rtl/verilog/top.body.exp9
/socgen/trunk/projects/logic/ip/micro_bus/rtl/xml/micro_bus.xml
/socgen/trunk/projects/logic/ip/micro_bus/rtl/xml/micro_bus_byte.xml
/socgen/trunk/projects/logic/ip/micro_bus/rtl/xml/micro_bus_exp5.xml
/socgen/trunk/projects/logic/ip/micro_bus/rtl/xml/micro_bus_exp6.xml
/socgen/trunk/projects/logic/ip/micro_bus/rtl/xml/micro_bus_exp9.xml
/socgen/trunk/projects/logic/ip/micro_bus/sim/icarus
/socgen/trunk/projects/logic/ip/micro_bus/sim/run
/socgen/trunk/projects/logic/ip/micro_bus/soc/design.soc
/socgen/trunk/projects/logic/ip/ps2_interface/rtl/xml/ps2_interface.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/default
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/default/sav.sav
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/mouse
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/mouse/dmp_define
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/mouse/sav.sav
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/mouse/test_define
/socgen/trunk/projects/logic/ip/ps2_interface/sim/icarus/mouse/wave.sav
/socgen/trunk/projects/logic/ip/ps2_interface/sim/run
/socgen/trunk/projects/logic/ip/ps2_interface/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/ps2_interface/sim/verilog/tb.test_define.mouse
/socgen/trunk/projects/logic/ip/ps2_interface/sim/xml/ps2_interface_default.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/xml/ps2_interface_mouse_tb.xml
/socgen/trunk/projects/logic/ip/ps2_interface/sim/xml/ps2_interface_tb.xml
/socgen/trunk/projects/logic/ip/ps2_interface/soc/design.soc
/socgen/trunk/projects/logic/ip/serial_rcvr/rtl/xml/serial_rcvr.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/default
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/fifo_default
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/fifo_default/dmp_define
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/fifo_default/test_define
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/icarus/fifo_default/wave.sav
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/run
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/verilog/tb.test_define.fifo_default
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/xml/serial_rcvr_default.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_default.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/xml/serial_rcvr_fifo_tb.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/sim/xml/serial_rcvr_tb.xml
/socgen/trunk/projects/logic/ip/serial_rcvr/soc/design.soc
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart.xml
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart_rx.xml
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart_rxtx.xml
/socgen/trunk/projects/logic/ip/uart/rtl/xml/uart_tx.xml
/socgen/trunk/projects/logic/ip/uart/sim/icarus
/socgen/trunk/projects/logic/ip/uart/sim/icarus/default
/socgen/trunk/projects/logic/ip/uart/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/uart/sim/icarus/divide
/socgen/trunk/projects/logic/ip/uart/sim/icarus/divide/dmp_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/divide/test_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/divide/wave.sav
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rxtx_default
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rxtx_default/dmp_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rxtx_default/test_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rxtx_default/wave.sav
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rx_default
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rx_default/dmp_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rx_default/test_define
/socgen/trunk/projects/logic/ip/uart/sim/icarus/rx_default/wave.sav
/socgen/trunk/projects/logic/ip/uart/sim/run
/socgen/trunk/projects/logic/ip/uart/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/uart/sim/verilog/tb.test_define.divide
/socgen/trunk/projects/logic/ip/uart/sim/verilog/tb.test_define.rxtx_default
/socgen/trunk/projects/logic/ip/uart/sim/verilog/tb.test_define.rx_default
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_default.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_divide.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_rxtx_default.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_rxtx_tb.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_rx_default.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_rx_tb.xml
/socgen/trunk/projects/logic/ip/uart/sim/xml/uart_tb.xml
/socgen/trunk/projects/logic/ip/uart/soc/design.soc
/socgen/trunk/projects/logic/ip/usb_epp/rtl/xml/usb_epp.xml
/socgen/trunk/projects/logic/ip/usb_epp/sim/icarus
/socgen/trunk/projects/logic/ip/usb_epp/sim/icarus/default
/socgen/trunk/projects/logic/ip/usb_epp/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/usb_epp/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/usb_epp/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/usb_epp/sim/run
/socgen/trunk/projects/logic/ip/usb_epp/sim/verilog
/socgen/trunk/projects/logic/ip/usb_epp/sim/xml/usb_epp_default.xml
/socgen/trunk/projects/logic/ip/usb_epp/sim/xml/usb_epp_tb.xml
/socgen/trunk/projects/logic/ip/usb_epp/soc/design.soc
/socgen/trunk/projects/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default/dmp_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default/test_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default/wave.sav
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default_600x432
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default_600x432/dmp_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default_600x432/test_define
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/icarus/default_600x432/wave.sav
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/run
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/verilog/tb.test_define.default
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/verilog/tb.test_define.default_600x432
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_default.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_default_600x432.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/sim/xml/vga_char_ctrl_tb.xml
/socgen/trunk/projects/logic/ip/vga_char_ctrl/soc/design.soc
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/verilog/top.rtl
/socgen/trunk/projects/Mos6502/ip/T6502/rtl/xml/T6502.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/inst_2_test
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/inst_2_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/inst_2_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_irq_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_irq_2/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_irq_2/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_irq_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_poll_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_poll_2/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_poll_2/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/io_poll_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/irq_2_test
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/irq_2_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/irq_2_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/irq_2_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/kim_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/kim_2/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/kim_2/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/kim_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/tim_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/tim_2/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/tim_2/test_define
/socgen/trunk/projects/Mos6502/ip/T6502/sim/icarus/tim_2/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.inst_2_test
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.io_irq_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.io_poll_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.irq_2_test
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.kim_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/verilog/tb.test_define.tim_2
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_inst_2_test.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_io_irq_2.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_io_poll_2.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_irq_2_test.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_kim_2.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_tb.xml
/socgen/trunk/projects/Mos6502/ip/T6502/sim/xml/T6502_tim_2.xml
/socgen/trunk/projects/Mos6502/ip/T6502/soc/design.soc
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/verilog/top.body
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/verilog/top.rtl
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/rtl/xml/T6502_cpu.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/icarus
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/icarus/inst_2_test
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/icarus/inst_2_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/icarus/inst_2_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/icarus/inst_2_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/verilog/tb.test_define.inst_2_test
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/verilog/top.rtl
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_inst_2_test.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/sim/xml/T6502_cpu_tb.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu/soc/design.soc
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/rtl/xml/T6502_cpu_alu_logic.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/icarus
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/icarus/alu_logic_test
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/icarus/alu_logic_test/dmp_define
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/icarus/alu_logic_test/test_define
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/icarus/alu_logic_test/wave.sav
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/run
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/verilog/tb.test_define.alu_logic_test
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_alu_logic_test.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/sim/xml/T6502_cpu_alu_logic_tb.xml
/socgen/trunk/projects/Mos6502/ip/T6502_cpu_alu_logic/soc/design.soc
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/ind_mem
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/ind_mem/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/ind_mem/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/ind_mem/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/loop
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/loop/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/loop/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/loop/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf3
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf3/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf3/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/rf3/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/icarus/sanity2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/run
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.ind_mem
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.loop
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.rf1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.rf2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.rf3
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.sanity1
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/verilog/tb.test_define.sanity2
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_ind_mem.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_loop.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_rf1.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_rf2.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_rf3.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_sanity1.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_sanity2.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/sim/xml/mrisc_tb.xml
/socgen/trunk/projects/pic_micro/ip/mrisc/soc/design.soc
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/ind_mem
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/ind_mem/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/ind_mem/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/ind_mem/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/loop
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/loop/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/loop/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/loop/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf1
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf2
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf3
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf3/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf3/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/rf3/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity1
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity1/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity1/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity1/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity2
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity2/dmp_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity2/test_define
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/icarus/sanity2/wave.sav
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/run
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.ind_mem
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.loop
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.rf1
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.rf2
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.rf3
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.sanity1
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/verilog/tb.test_define.sanity2
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_ind_mem.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_io_tb.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_loop.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_rf1.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_rf2.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_rf3.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_sanity1.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_sanity2.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/sim/xml/mrisc_cpu_tb.xml
/socgen/trunk/projects/pic_micro/ip/mrisc_cpu/soc/design.soc
/socgen/trunk/projects/pic_micro/ip/soc/rtl/xml/soc_mrisc_io.xml
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse/dmp_define
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse/test_define
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse/wave.sav
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse_mrisc
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse_mrisc/dmp_define
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse_mrisc/test_define
/socgen/trunk/projects/pic_micro/ip/soc/sim/icarus/mouse_mrisc/wave.sav
/socgen/trunk/projects/pic_micro/ip/soc/sim/run
/socgen/trunk/projects/pic_micro/ip/soc/sim/verilog/tb.test_define.mouse
/socgen/trunk/projects/pic_micro/ip/soc/sim/verilog/tb.test_define.mouse_mrisc
/socgen/trunk/projects/pic_micro/ip/soc/sim/verilog/top.ext.mouse
/socgen/trunk/projects/pic_micro/ip/soc/sim/verilog/top.ext.mouse_mrisc
/socgen/trunk/projects/pic_micro/ip/soc/sim/xml/soc_mrisc_io_mouse_mrisc.xml
/socgen/trunk/projects/pic_micro/ip/soc/sim/xml/soc_mrisc_io_tb.xml
/socgen/trunk/projects/pic_micro/ip/soc/soc/design.soc
/socgen/trunk/projects/Testbench/ip/clock_gen/rtl/xml/clock_gen.xml
/socgen/trunk/tools/bin/Makefile.root
/socgen/trunk/tools/geda/dot_gEDA/gafrc
/socgen/trunk/tools/geda/dot_gEDA/sym/muxes
/socgen/trunk/tools/geda/dot_gEDA/sym/muxes/mux2.sym
/socgen/trunk/tools/install/crasm
/socgen/trunk/tools/install/Ubuntu_11.04/Makefile
/socgen/trunk/tools/Jtag_programmers/debug/impact_bat
/socgen/trunk/tools/simulation/TestBench
/socgen/trunk/tools/sys/build_coverage
/socgen/trunk/tools/sys/build_sim_filelists
/socgen/trunk/tools/sys/build_syn_filelists
/socgen/trunk/tools/sys/build_verilog
/socgen/trunk/tools/sys/soc_builder
/socgen/trunk/tools/sys/soc_generate
/socgen/trunk/tools/sys/workspace

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.