OpenCores
URL https://opencores.org/ocsvn/dds_synthesizer/dds_synthesizer/trunk

Subversion Repositories dds_synthesizer

[/] - Rev 3

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 3, 2008-12-22 22:41:41 GMT
  • Author: plutonium
  • Log message:
    first release (now with files)
Path
/trunk/doc
/trunk/doc/dds_synthesizer.aux
/trunk/doc/dds_synthesizer.out
/trunk/doc/dds_synthesizer.pdf
/trunk/doc/dds_synthesizer.tex
/trunk/doc/images
/trunk/doc/images/build.sh
/trunk/doc/images/dds_implementation.eps
/trunk/doc/images/dds_implementation.pdf
/trunk/doc/images/dds_implementation.svg
/trunk/matlab
/trunk/matlab/generate_vhdl_lut.asv
/trunk/matlab/generate_vhdl_lut.m
/trunk/matlab/sine_lut.m
/trunk/matlab/sine_lut_gen.asv
/trunk/matlab/sine_lut_gen.m
/trunk/sim
/trunk/sim/dds_synthesizer.cr.mti
/trunk/sim/dds_synthesizer.mpf
/trunk/sim/transcript
/trunk/sim/vsim.wlf
/trunk/sim/WAVEFORMS
/trunk/sim/WAVEFORMS/dds_synthesizer.do
/trunk/vhdl
/trunk/vhdl/dds_synthesizer.vhd
/trunk/vhdl/dds_synthesizer_tb.vhd
/trunk/vhdl/sine_lut
/trunk/vhdl/sine_lut/sine_lut_8_x_8.vhd
/trunk/vhdl/sine_lut/sine_lut_8_x_10.vhd
/trunk/vhdl/sine_lut/sine_lut_8_x_12.vhd
/trunk/vhdl/sine_lut/sine_lut_8_x_14.vhd
/trunk/vhdl/sine_lut/sine_lut_8_x_16.vhd
/trunk/vhdl/sine_lut/sine_lut_10_x_8.vhd
/trunk/vhdl/sine_lut/sine_lut_10_x_10.vhd
/trunk/vhdl/sine_lut/sine_lut_10_x_12.vhd
/trunk/vhdl/sine_lut/sine_lut_10_x_14.vhd
/trunk/vhdl/sine_lut/sine_lut_10_x_16.vhd
/trunk/vhdl/sine_lut/sine_lut_12_x_8.vhd
/trunk/vhdl/sine_lut/sine_lut_12_x_10.vhd
/trunk/vhdl/sine_lut/sine_lut_12_x_12.vhd
/trunk/vhdl/sine_lut/sine_lut_12_x_14.vhd
/trunk/vhdl/sine_lut/sine_lut_12_x_16.vhd
/trunk/vhdl/sine_lut/sine_lut_14_x_8.vhd
/trunk/vhdl/sine_lut/sine_lut_14_x_10.vhd
/trunk/vhdl/sine_lut/sine_lut_14_x_12.vhd
/trunk/vhdl/sine_lut/sine_lut_14_x_14.vhd
/trunk/vhdl/sine_lut/sine_lut_14_x_16.vhd
/trunk/vhdl/sine_lut/sine_lut_16_x_8.vhd
/trunk/vhdl/sine_lut/sine_lut_16_x_10.vhd
/trunk/vhdl/sine_lut/sine_lut_16_x_12.vhd
/trunk/vhdl/sine_lut/sine_lut_16_x_14.vhd
/trunk/vhdl/sine_lut/sine_lut_16_x_16.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.