|
/socgen/trunk/Makefile
|
 |
 |
 |
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/ip-xact/Nexys2_fpga_designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/ip-xact/Nexys2_fpga_jtag_designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_design.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_design.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_jtag_padring.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/rtl/xml/Nexys2_fpga_padring.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/sim/xml/fpga_jtag_padring_dut.design.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/sim/xml/fpga_jtag_padring_tb.params.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/sim/xml/fpga_padring_dut.design.xml
|
|
|
|
|
/socgen/trunk/projects/digilentinc.com/Nexys2/ip/fpga/sim/xml/fpga_padring_tb.params.xml
|
|
|
|
|
/socgen/trunk/projects/github.com
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/bin
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/bin/compile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/bin/Makefile.or32
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/bin/repeater
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip-xact
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip-xact/libraryCfg.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/bin
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/doc
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/doc/html
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/doc/png
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/doc/timing
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/ip-xact
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx-defines.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx-sprs.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_bus_if_wb32.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_cfgrs.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_cpu.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_cpu_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_cpu_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_cpu_prontoespresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_ctrl_branch_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_ctrl_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_ctrl_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_ctrl_prontoespresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_dcache.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_decode.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_dmmu.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_dpram_sclk.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_execute_alu.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_fetch_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_fetch_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_fetch_prontoespresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_icache.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_immu.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_lsu_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_lsu_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_pic.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_rf_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_rf_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_rf_ram.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_spram.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_sys_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_sys_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_sys_prontoespresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_ticktimer.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_wb_mux_cappuccino.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/mor1kx_wb_mux_espresso.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/verilog/SYNTHESIS.v
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/xml/sys_cappuccino.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/xml/sys_espresso.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/rtl/xml/sys_prontoespresso.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/bin
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_cap
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_cap/dmp_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_cap/test_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_cap/wave.sav
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_esp
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_esp/dmp_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_esp/test_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_esp/wave.sav
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_prontoesp
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_prontoesp/dmp_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_prontoesp/test_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-basic_prontoesp/wave.sav
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-cbasic
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-cbasic/dmp_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-cbasic/test_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/icarus/or1200-cbasic/wave.sav
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/verilog
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/verilog/top.vtb
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_cappuccino_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_cappuccino_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_cappuccino_lint.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_cappuccino_tb.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_espresso_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_espresso_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_espresso_lint.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_espresso_tb.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_prontoespresso_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_prontoespresso_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_prontoespresso_lint.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/testbenches/xml/sys_prontoespresso_tb.xml
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/verilator
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/verilator/inst_1_test
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/verilator/inst_1_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/sim/verilator/inst_1_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/ip/sys/syn
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/board.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/cpu-utils.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/int.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/lib-utils.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/link.ld
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/or1200-defines.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/or1200-utils.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/orpsoc-defines.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/printf.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/spr-defs.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/backend/uart.h
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/cache
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/cache/cache.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/cache/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/crt0
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/crt0/crt0.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/crt0/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/exceptions
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/exceptions/exceptions.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/exceptions/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/int
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/int/int.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/int/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-intsyscall
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-intsyscall/intgen-intsyscall.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-intsyscall/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-ticksyscall
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-ticksyscall/intgen-ticksyscall.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/intgen-ticksyscall/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/lib-utils
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/lib-utils/lib-utils.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/lib-utils/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/liborpsoc
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/liborpsoc/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/mmu
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/mmu/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/mmu/mmu.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-basic
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-basic/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-basic/or1200-basic.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cbasic
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cbasic/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cbasic/or1200-cbasic.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cy
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cy/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-cy/or1200-cy.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dctest
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dctest/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dctest/or1200-dctest.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-div
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-div/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-div/or1200-div.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsx
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsx/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsx/or1200-dsx.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsxinsn
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsxinsn/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-dsxinsn/or1200-dsxinsn.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-except
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-except/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-except/or1200-except.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ext
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ext/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ext/or1200-ext.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ffl1
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ffl1/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ffl1/or1200-ffl1.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-float
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-float/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-float/or1200-float.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-fp
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-fp/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-fp/or1200-fp.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-linkregtest
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-linkregtest/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-linkregtest/or1200-linkregtest.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mac
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mac/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mac/or1200-mac.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-maci
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-maci/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-maci/or1200-maci.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mmu
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mmu/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mmu/or1200-mmu.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mul
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mul/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-mul/or1200-mul.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ov
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ov/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-ov/or1200-ov.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-pm
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-pm/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-pm/or1200-pm.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-qmem
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-qmem/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-qmem/or1200-qmem.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfe
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfe/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfe/or1200-rfe.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfemmu
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfemmu/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-rfemmu/or1200-rfemmu.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sb
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sb/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sb/or1200-sb.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sf
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sf/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-sf/or1200-sf.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-simple
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-simple/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-simple/or1200-simple.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-tick
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-tick/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-tick/or1200-tick.S
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-utils
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-utils/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/or1200-utils/or1200-utils.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/printf
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/printf/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/printf/printf.c
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/uart
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/uart/Makefile
|
|
|
|
|
/socgen/trunk/projects/github.com/mor1kx/sw/uart/uart.c
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/verilog/top.body
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/rtl/xml/cde_jtag_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/testbenches/xml/cde_jtag_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_jtag/sim/testbenches/xml/cde_jtag_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/testbenches/xml/cde_mult_generic_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/testbenches/xml/cde_mult_ord_r4_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_mult/sim/testbenches/xml/cde_mult_serial_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_pad
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/sim/testbenches/xml/cde_serial_both_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/sim/testbenches/xml/cde_serial_rcvr_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/cde_serial/sim/testbenches/xml/cde_serial_xmit_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim/pad_in_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim/pad_od_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim/pad_out_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim/pad_se_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/sim/pad_tri_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn/pad_in_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn/pad_od_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn/pad_out_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn/pad_se_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/verilog/syn/pad_tri_dig.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml/cde_pad_in_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml/cde_pad_od_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml/cde_pad_out_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml/cde_pad_se_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/rtl/xml/cde_pad_tri_dig.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/pad/sim/testbenches/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/cde/ip/sram/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_core.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/rtl/xml/Nexys2_T6502_fpga.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/icarus/io_irq_2/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpgas/ip/Nexys2_T6502/sim/testbenches/xml/Nexys2_T6502_default_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/rtl/xml/Nexys2_minsoc_core.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/fpga_or1200/ip/Nexys2_minsoc/sim/testbenches/xml/Nexys2_minsoc_default_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ext_mem_interface/sim/testbenches/xml/io_ext_mem_interface_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_gpio/sim/testbenches/xml/io_gpio_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_gpio.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/rtl/xml/io_module_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_gpio_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_module/sim/testbenches/xml/io_module_mouse_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_pic/sim/testbenches/xml/io_pic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/rtl/xml/io_ps2_mouse.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_ps2/sim/testbenches/xml/io_ps2_mouse_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_timer/sim/testbenches/xml/io_timer_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_rxtx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/rtl/xml/io_uart_tx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rxtx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_rx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_uart/sim/testbenches/xml/io_uart_tx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_utimer/sim/testbenches/xml/io_utimer_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/rtl/xml/io_vga_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vga/sim/testbenches/xml/io_vga_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/io/ip/io_vic/sim/testbenches/xml/io_vic_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/disp_io/sim/testbenches/xml/disp_io_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/verilog/tb.ext
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/flash_memcontrl/sim/testbenches/xml/flash_memcontrl_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/micro_bus/sim/testbenches/xml/micro_bus_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/rtl/xml/ps2_interface_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/ps2_interface/sim/testbenches/xml/ps2_interface_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/rtl/xml/serial_rcvr_fifo.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/serial_rcvr/sim/testbenches/xml/serial_rcvr_fifo_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_rxtx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/rtl/xml/uart_tx.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rxtx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_rx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/uart/sim/testbenches/xml/uart_tx_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/usb_epp/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/rtl/xml/vga_char_ctrl_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/logic/ip/vga_char_ctrl/sim/testbenches/xml/vga_char_ctrl_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/doc/html
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/doc/png
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/doc/timing
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/alu
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/alu_logic
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/control
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/defines
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/inst_decode
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/sequencer
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/state_fsm
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/top.body
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/xml/core_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/rtl/xml/core_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/core/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/doc
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/doc/html
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/doc/png
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/doc/timing
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/ip-xact
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/ip-xact/cpu_def.designCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/alu
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/alu_logic
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/control
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/copyright.v
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/defines
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/inst_decode
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/sequencer
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/state_fsm
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/top.body
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/verilog/top.sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/rtl/xml/cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/bin/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_1_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_1_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_1_test/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_1_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/verilog
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/verilog/top.irq
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_dut.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_lint.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/testbenches/xml/cpu_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/sim/verilator
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/cpu/syn
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/rtl/xml/T6502_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_1_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_1_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_1_test/test_define
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_1_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/icarus/inst_2_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/testbenches/xml/T6502_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilator
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilator/inst_1_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilator/inst_2_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilator/io_irq_2
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502/sim/verilator/kim_2
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/ip/T6502_cpu_alu_logic
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/6502_functional_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/6502_functional_test/6502_functional_test.asm
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/6502_functional_test/license.txt
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/6502_functional_test/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/inst_1_test
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/inst_1_test/inst_1_test.asm
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Mos6502/sw/inst_1_test/Makefile
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/rtl/xml/or1200_dbg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/testbenches/xml/or1200_clkgen_dut.params.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/testbenches/xml/or1200_clkgen_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200/sim/testbenches/xml/or1200_dbg_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cache/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/rtl/xml/or1200_cpu_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_cpu/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_fpu/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mmu/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_mult_mac/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pic/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_pm/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_qmem/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_sb/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_tt/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/or1k/ip/or1200_wb_biu/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim/testbenches/xml/clock_gen_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/Testbench/ip/clock_gen/sim/testbenches/xml/clock_gen_ver_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/doc/appnote_01.pdf
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/doc/soc_bus_comparison.pdf
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/doc/wb_compatible.png
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/minsoc_tc/rtl/xml/minsoc_tc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/minsoc_tc/sim/testbenches/xml/minsoc_tc_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/minsoc_tc/sim/testbenches/xml/minsoc_tc_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/minsoc_tc/sim/testbenches/xml/minsoc_tc_def_tb.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/model/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/rtl/xml/wb_memory_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_memory/sim/testbenches/xml/wb_memory_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_model/sim
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_model/sim/bin
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_sdr_ctrl/rtl/xml/wb_sdr_ctrl_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_sdr_ctrl/sim/testbenches/xml/wb_sdr_ctrl_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_sdr_ctrl/sim/testbenches/xml/wb_sdr_ctrl_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/rtl/xml/wb_traffic_cop_front.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/testbenches/xml/wb_traffic_cop_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_traffic_cop/sim/testbenches/xml/wb_traffic_cop_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_big_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus16_lit_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_big_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_bus32_lit_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/wishbone/ip/wb_uart16550/sim/testbenches/xml/wb_uart16550_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/adv_dbg_if/sim/testbenches
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.design.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/rtl/xml/minsoc_def.xml
|
|
|
|
|
/socgen/trunk/projects/opencores.org/xfer/ip/minsoc/sim/testbenches/xml/minsoc_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/bin/Makefile.6502
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/rtl/xml/cpu_def.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/icarus/6502_functional_test
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/icarus/6502_functional_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/icarus/6502_functional_test/test_define
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/icarus/6502_functional_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/icarus/inst_1_test/test_define
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/testbenches/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/testbenches/xml/cpu_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/testbenches/xml/cpu_def_dut.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/ip/cpu/sim/testbenches/xml/cpu_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/sw/6502_functional_test
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/sw/6502_functional_test/6502_functional_test.asm
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/sw/6502_functional_test/license.txt
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/sw/6502_functional_test/Makefile
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/Arlet_6502/sw/ehbasic
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/AddrGen/sim
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/AddrGen/sim/bin
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/ALU/sim
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/ALU/sim/bin
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Base/rtl/xml/Base_def.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Base/sim/testbenches/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Base/sim/testbenches/verilog/top.vtb
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Base/sim/testbenches/xml/Base_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Base/sim/testbenches/xml/Base_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/ip-xact/componentCfg.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/rtl/xml/Core_def.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/icarus/6502_functional_test
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/icarus/6502_functional_test/dmp_define
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/icarus/6502_functional_test/test_define
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/icarus/6502_functional_test/wave.sav
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/icarus/both/M65C02_RAM.txt
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/verilog/both.rtl
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/verilog/top.rtl
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/verilog/top.vtb
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/xml/Core_bfm.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/xml/Core_both.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/ip/Core/sim/testbenches/xml/Core_def_dutg.design.xml
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/6502_functional_test
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/6502_functional_test/6502_functional_test.asm
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/6502_functional_test/license.txt
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/6502_functional_test/Makefile
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ehbasic
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_Decoder_ROM
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_Decoder_ROM/M65C02_Decoder_ROM.coe
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm/V3
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm/V3/M65C02_uPgm_V3.coe
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm/V3/M65C02_uPgm_V3.txt
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm/V3a
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/M65C02_uPgm/V3a/M65C02_uPgm_V3a.coe
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_Decoder_ROM.v
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_Decoder_ROM.vhd
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_uPgm_V3.v
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_uPgm_V3.vhd
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_uPgm_V3a.v
|
|
|
|
|
/socgen/trunk/projects/www.6502.org/M65C02/sw/ROM_Verilog_VHDL_Src/M65C02_uPgm_V3a.vhd
|
|
|
|
|
/socgen/trunk/test
|
|
|
|
|
/socgen/trunk/tools/bin/Makefile.root
|
|
|
|
|
/socgen/trunk/tools/install/Ubuntu_12.10/Makefile
|
|
|
|
|
/socgen/trunk/tools/simulation/build_coverage
|
|
|
|
|
/socgen/trunk/tools/simulation/build_icarus_filelists
|
|
|
|
|
/socgen/trunk/tools/simulation/run_sims
|
|
|
|
|
/socgen/trunk/tools/simulation/TestBench
|
|
|
|
|
/socgen/trunk/tools/verilog/gen_verilog
|
|
|
|
|
/socgen/trunk/tools/yp/hier_index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/index.xml
|
|
|
|
|
/socgen/trunk/tools/yp/lib.pm
|
|
|
|
