OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 101

Rev

Directory listing | View Log | Compare with Previous | RSS feed

Last modification

  • Rev 101, 2004-05-21 12:35:15 GMT
  • Author: tadejm
  • Log message:
    Added 2 LSB address generation dependent on select lines and LITLE/BIG endian when UART is in 32-bit mode.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.