OpenCores
Username:
Password:

Remember me
Register

Browse

Public Profile of Engineer, An

Info

Usernameadyer
FullnameEngineer, An
Emailadyer@openco... (@opencores.org)
StateIllinois
CountryUnited States
Submitted bugs 4
Open 4
Open I2C controller core — unused register bit removal
Open Wishbone LPC Host and Peripheral Bridge — wishbone byte strobe handling
Open Wishbone LPC Host and Peripheral Bridge — host SYNC error handling
Open Wishbone LPC Host and Peripheral Bridge — LPC_ST_P_TAR2 and LPC_ST_WB_RETIRE have same value
Closed 0
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.