OpenCores

OPL3 20 - Yamaha OPL3 FM Synthesizer - 20 years later :: Overview

Project maintainers

Details

Name: opl3_20
Created: Nov 26, 2014
Updated: Jun 9, 2016
SVN: No files checked in

Other project properties

Category: Other
Language: Verilog
Development status: Stable
Additional info: Design done, FPGA proven, Specification done
WishBone compliant: No
WishBone version: n/a
License: LGPL

Description

Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer chip. Design is complete and working on the Digilent ZYBO board.

See it in action:

https://www.youtube.com/watch?v=KoSF4ZoDuRI
https://www.youtube.com/watch?v=i9vEKyJScYw

GitHub:
https://github.com/gtaylormb/opl3_fpga

© copyright 1999-2017 OpenCores.org, equivalent to ORSoC AB, all rights reserved. OpenCores®, registered trademark.