Overview

Details

Name: or1k
Created: Sep 25, 2001
Updated: Mar 1, 2012
SVN Updated: Feb 24, 2011
SVN: Browse
Latest version: download
Statistics: View

Category: Processor
Language: Verilog
Development status: Stable
Additional info: ASIC proven, Design done, FPGA proven, Specification done
WishBone Compliant: Yes
License: LGPL

The OpenRISC project have moved to a Wiki based system, follow this link: OpenRISC Wiki