Versatile FIFO :: Overview
Other project properties
The FIFO implementation outlined in this document can easily be configured to suit the following
- asynchronous FIFO with different clock domains for read and write sides
- synchronous FIFO with programmable flags
- multiple FIFO sharing the same memory resource
This FIFO can easily be extended to have common wishbone interface for all individual FIFO channels.