Nice to se others having the same ideas (although alot earlier) about multithreading via register windows, but how about the idea of making it superscalar but not focusing on parellelism in threads but rather between several. This means having multiple IF frontends with a single issuing unit, thus having the apperance of an SMP system. I belive this is called Simultanious Multi Threading, or HyperThreading in Intel marketspeak.
Now if only I had the time... /Anders
I agree. What about a speculative Tomasulo architecture?
Luca