OpenCores
no use no use 1/1 no use no use
Minimac compiling error
by notooth on Feb 12, 2012
notooth
Posts: 6
Joined: Dec 31, 2011
Last seen: Dec 25, 2019
The compiler reported a missing module named "asfifo" in Minimac. Can anyone tell me where I can find "asfifo" module?
RE: Minimac compiling error
by dhreis on Aug 24, 2013
dhreis
Posts: 1
Joined: Apr 22, 2013
Last seen: Dec 18, 2013
Hi i have exactly the same problem, did you find the solution?

Kind regards,
David Reis
RE: Minimac compiling error
by amer_c on Oct 2, 2013
amer_c
Posts: 6
Joined: Feb 21, 2012
Last seen: Aug 23, 2020
Hi,

You can generate a similar component using the IPCoreGen of Xilinx. It is a simple FIFO. When done compare your generated VHDL (or Verilog) with the inputs and outputs of the missing FIFO file.

Regards
AC
RE: Minimac compiling error
by kristynfudge on Jun 12, 2020
kristynfudge
Posts: 1
Joined: Sep 17, 2019
Last seen: Aug 17, 2020
Hi,

I was wondering if anyone had found a simple fifo verilog file that would work for this project and could upload it to the project/our forum.

Best,
Kristyn
RE: Minimac compiling error
by jdmcmullin on Jun 12, 2020
jdmcmullin
Posts: 3
Joined: Feb 11, 2017
Last seen: Jun 12, 2020
A Google search for "verilog code fifo" should get a few results!
You need to determine if the required fifo is asynchronous or not. Also if synchronous that the read/write controls use different clock speeds. Then you can choose an appropriate FIFO design from the Google search.
no use no use 1/1 no use no use
© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.