USB to UART
Project maintainers
Details
Name: usb2uart
Created: Feb 19, 2013
Updated: Feb 19, 2013
SVN Updated: Apr 20, 2013
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Created: Feb 19, 2013
Updated: Feb 19, 2013
SVN Updated: Apr 20, 2013
SVN: Browse
Latest version: download (might take a bit to start...)
Statistics: View
Bugs: 0 reported / 0 solved
Star2you like it: star it!
Other project properties
Category:Communication controller
Language:Verilog
Development status:Planning
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Language:Verilog
Development status:Planning
Additional info:
WishBone compliant: No
WishBone version: n/a
License: LGPL
Description
Please write a description of the project here. It is used as a MetaTag (search engines looks at this).
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.