Hi,
I am trying to write a UVM verification component for APB, Is this slave fully stable for verification.
Thanks Preetam
hello there preetham
I need this APB slave design in Verilog for my practice I have a problem designing the access state machine please help