The RAM sizes are too much, so that it is not synthesisable in FPGA, is there any idea to reduce the RAM sizes?