Modelsim 10.5b, from Intel (Altera) Quartus 17.1
Adding to MAC_tx_addr_add.v the line
`timescale 1 ns / 1 ns
solved this error.