OpenCores
Username:
Password:

Remember me
Register

Browse

FPGA Communication Framework

Issue List
FPGA Timeout / Watchdog #1
Open peteralieber opened this issue over 13 years ago
peteralieber commented over 13 years ago

The FPGA needs a watchdog timer during transactions. Currently, the processor stalls if the transaction doesn't finish. We need it to gracefully reset itself.

robotize commented over 8 years ago

Type your text here

Assignee
No one
Labels
Request
© copyright 1999-2018 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.