OpenCores

Configurable Hamming Generator

Issue List
Verilog output #5
Open glockwood opened this issue over 13 years ago
glockwood commented over 13 years ago

It would be nice to have verilog output as a capability of the program.

I'm currently adding that support if you would like the code.


Assignee
No one
Labels
Request