It would be nice to have verilog output as a capability of the program.
I'm currently adding that support if you would like the code.